Systolic RNS arithmetic using feedback shift logic

The author presents an alternative architecture for the arithmetic units in pipelined residue-number-system applications. This architecture uses feedback shift logic to implement residue adders and multipliers, together with novel data representations derived from the multiplicative group of finite...

Full description

Saved in:
Bibliographic Details
Main Author: Ray, G.A.
Format: Conference Proceeding
Language:English
Subjects:
Adders
Arithmetic
Costs
Delay
Feedback circuits
Logic circuits
Logic design
Read only memory
Table lookup
Throughput
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The author presents an alternative architecture for the arithmetic units in pipelined residue-number-system applications. This architecture uses feedback shift logic to implement residue adders and multipliers, together with novel data representations derived from the multiplicative group of finite rings. Each stage can be implemented with only one exclusive-OR delay. Thus this architecture shows promise in increasing the throughput of residue arithmetic units over conventional logic and ROM (read-only memory) designs.< >
DOI:10.1109/PCCC.1989.37364