VERTEX: VERification of Transistor-level circuits based on model EXtraction

VERTEX, a program that performs formal verification of synchronous sequential circuits that are characterized at the transistor-level is described. Additionally, VERTEX can compare gate-level designs or Boolean specifications against their switch-level implementations. VERTEX verifies a hardware des...

Full description

Saved in:
Bibliographic Details
Main Authors: Moondanos, J., Wehbeh, J.A., Abrahamn, J.A., Saab, D.G.
Format: Conference Proceeding
Language:English
Subjects:
Automata
Contracts
Formal verification
Hardware
High performance computing
Manufacturing processes
Reliability engineering
Sequential circuits
Switching circuits
Very large scale integration
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:VERTEX, a program that performs formal verification of synchronous sequential circuits that are characterized at the transistor-level is described. Additionally, VERTEX can compare gate-level designs or Boolean specifications against their switch-level implementations. VERTEX verifies a hardware design by employing novel techniques to extract the relevant state variables of a switch-level circuit and to compare the finite state machine descriptions of hardware designs based on formal methods for the verification of sequential circuits.< >
DOI:10.1109/EDAC.1993.386491