Exploiting path parallelism in logic programming

This paper presents a novel parallel implementation of Prolog. The system is based on Multipath, a novel execution model for Prolog that implements a partial breadth-first search of the SLD-tree. The paper focusses on the type of parallelism inherent to the execution model, which is called path para...

Full description

Saved in:
Bibliographic Details
Main Authors: Tubella, J., Gonzalez, A.
Format: Conference Proceeding
Language:English
Subjects:
Arquitectura de computadors
Informàtica
Logic programming
Memory management
Parallel processing
Parallel processing (Electronic computers)
Processament en paral·lel (Ordinadors)
Programació lògica
Shape
Àrees temàtiques de la UPC
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 173
container_issue
container_start_page 164
container_title
container_volume
creator Tubella, J.
Gonzalez, A.
description This paper presents a novel parallel implementation of Prolog. The system is based on Multipath, a novel execution model for Prolog that implements a partial breadth-first search of the SLD-tree. The paper focusses on the type of parallelism inherent to the execution model, which is called path parallelism. This is a particular case of data parallelism that can be efficiently exploited in a SPMD architecture. A SPMD architecture oriented to the Multipath execution model is presented. A simulator of such system has been developed and used to assess the performance of path parallelism. Performance figures show that path parallelism is effective for non-deterministic programs.< >
doi_str_mv 10.1109/EMPDP.1995.389143
format conference_proceeding
fullrecord <record><control><sourceid>csuc_6IE</sourceid><recordid>TN_cdi_ieee_primary_389143</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>389143</ieee_id><sourcerecordid>oai_recercat_cat_2072_282334</sourcerecordid><originalsourceid>FETCH-LOGICAL-c129t-e30d0ed8f17d4cc13732e3a128dcb66581c1b17d84c6c2520f6a520d037a66473</originalsourceid><addsrcrecordid>eNpFUF1LxDAQDIignvcD9Kl_oHU326bpo5z1A068B30uuW1aI-m1pBX03xs5wYWdYdiZeVghrhAyRKhu6ufd3S7Dqioy0hXmdCIuQKNWJRDKM7Ge5w-IUxRaEZwLqL8mP7rFHfpkMst7hGC8t97NQ-IOiR97x8kUxj6YYYiuS3HaGT_b9R-vxNt9_bp5TLcvD0-b223KKKsltQQt2FZ3WLY5M1JJ0pJBqVveK1VoZNzHm85ZsSwkdMpEbIFKo1Re0krgsZfnT26CZRvYLM1o3L_4XQmlbKSWRHnMXB8zzlrbTMENJnw3xz_QDxUUUnA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Exploiting path parallelism in logic programming</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Tubella, J. ; Gonzalez, A.</creator><creatorcontrib>Tubella, J. ; Gonzalez, A.</creatorcontrib><description>This paper presents a novel parallel implementation of Prolog. The system is based on Multipath, a novel execution model for Prolog that implements a partial breadth-first search of the SLD-tree. The paper focusses on the type of parallelism inherent to the execution model, which is called path parallelism. This is a particular case of data parallelism that can be efficiently exploited in a SPMD architecture. A SPMD architecture oriented to the Multipath execution model is presented. A simulator of such system has been developed and used to assess the performance of path parallelism. Performance figures show that path parallelism is effective for non-deterministic programs.&lt; &gt;</description><identifier>ISBN: 0818670312</identifier><identifier>ISBN: 9780818670312</identifier><identifier>DOI: 10.1109/EMPDP.1995.389143</identifier><language>eng</language><publisher>IEEE Comput. Soc. Press</publisher><subject>Arquitectura de computadors ; Informàtica ; Logic programming ; Memory management ; Parallel processing ; Parallel processing (Electronic computers) ; Processament en paral·lel (Ordinadors) ; Programació lògica ; Shape ; Àrees temàtiques de la UPC</subject><ispartof>Proceedings Euromicro Workshop on Parallel and Distributed Processing, 1995, p.164-173</ispartof><rights>info:eu-repo/semantics/openAccess</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/389143$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>230,309,310,780,784,789,790,885,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/389143$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Tubella, J.</creatorcontrib><creatorcontrib>Gonzalez, A.</creatorcontrib><title>Exploiting path parallelism in logic programming</title><title>Proceedings Euromicro Workshop on Parallel and Distributed Processing</title><addtitle>EMPDP</addtitle><description>This paper presents a novel parallel implementation of Prolog. The system is based on Multipath, a novel execution model for Prolog that implements a partial breadth-first search of the SLD-tree. The paper focusses on the type of parallelism inherent to the execution model, which is called path parallelism. This is a particular case of data parallelism that can be efficiently exploited in a SPMD architecture. A SPMD architecture oriented to the Multipath execution model is presented. A simulator of such system has been developed and used to assess the performance of path parallelism. Performance figures show that path parallelism is effective for non-deterministic programs.&lt; &gt;</description><subject>Arquitectura de computadors</subject><subject>Informàtica</subject><subject>Logic programming</subject><subject>Memory management</subject><subject>Parallel processing</subject><subject>Parallel processing (Electronic computers)</subject><subject>Processament en paral·lel (Ordinadors)</subject><subject>Programació lògica</subject><subject>Shape</subject><subject>Àrees temàtiques de la UPC</subject><isbn>0818670312</isbn><isbn>9780818670312</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1995</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpFUF1LxDAQDIignvcD9Kl_oHU326bpo5z1A068B30uuW1aI-m1pBX03xs5wYWdYdiZeVghrhAyRKhu6ufd3S7Dqioy0hXmdCIuQKNWJRDKM7Ge5w-IUxRaEZwLqL8mP7rFHfpkMst7hGC8t97NQ-IOiR97x8kUxj6YYYiuS3HaGT_b9R-vxNt9_bp5TLcvD0-b223KKKsltQQt2FZ3WLY5M1JJ0pJBqVveK1VoZNzHm85ZsSwkdMpEbIFKo1Re0krgsZfnT26CZRvYLM1o3L_4XQmlbKSWRHnMXB8zzlrbTMENJnw3xz_QDxUUUnA</recordid><startdate>1995</startdate><enddate>1995</enddate><creator>Tubella, J.</creator><creator>Gonzalez, A.</creator><general>IEEE Comput. Soc. Press</general><general>Institute of Electrical and Electronics Engineers (IEEE)</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope><scope>XX2</scope></search><sort><creationdate>1995</creationdate><title>Exploiting path parallelism in logic programming</title><author>Tubella, J. ; Gonzalez, A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c129t-e30d0ed8f17d4cc13732e3a128dcb66581c1b17d84c6c2520f6a520d037a66473</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1995</creationdate><topic>Arquitectura de computadors</topic><topic>Informàtica</topic><topic>Logic programming</topic><topic>Memory management</topic><topic>Parallel processing</topic><topic>Parallel processing (Electronic computers)</topic><topic>Processament en paral·lel (Ordinadors)</topic><topic>Programació lògica</topic><topic>Shape</topic><topic>Àrees temàtiques de la UPC</topic><toplevel>online_resources</toplevel><creatorcontrib>Tubella, J.</creatorcontrib><creatorcontrib>Gonzalez, A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection><collection>Recercat</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tubella, J.</au><au>Gonzalez, A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Exploiting path parallelism in logic programming</atitle><btitle>Proceedings Euromicro Workshop on Parallel and Distributed Processing</btitle><stitle>EMPDP</stitle><date>1995</date><risdate>1995</risdate><spage>164</spage><epage>173</epage><pages>164-173</pages><isbn>0818670312</isbn><isbn>9780818670312</isbn><abstract>This paper presents a novel parallel implementation of Prolog. The system is based on Multipath, a novel execution model for Prolog that implements a partial breadth-first search of the SLD-tree. The paper focusses on the type of parallelism inherent to the execution model, which is called path parallelism. This is a particular case of data parallelism that can be efficiently exploited in a SPMD architecture. A SPMD architecture oriented to the Multipath execution model is presented. A simulator of such system has been developed and used to assess the performance of path parallelism. Performance figures show that path parallelism is effective for non-deterministic programs.&lt; &gt;</abstract><pub>IEEE Comput. Soc. Press</pub><doi>10.1109/EMPDP.1995.389143</doi><tpages>10</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0818670312
ispartof Proceedings Euromicro Workshop on Parallel and Distributed Processing, 1995, p.164-173
issn
language eng
recordid cdi_ieee_primary_389143
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Arquitectura de computadors
Informàtica
Logic programming
Memory management
Parallel processing
Parallel processing (Electronic computers)
Processament en paral·lel (Ordinadors)
Programació lògica
Shape
Àrees temàtiques de la UPC
title Exploiting path parallelism in logic programming
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T06%3A59%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-csuc_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Exploiting%20path%20parallelism%20in%20logic%20programming&rft.btitle=Proceedings%20Euromicro%20Workshop%20on%20Parallel%20and%20Distributed%20Processing&rft.au=Tubella,%20J.&rft.date=1995&rft.spage=164&rft.epage=173&rft.pages=164-173&rft.isbn=0818670312&rft.isbn_list=9780818670312&rft_id=info:doi/10.1109/EMPDP.1995.389143&rft_dat=%3Ccsuc_6IE%3Eoai_recercat_cat_2072_282334%3C/csuc_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c129t-e30d0ed8f17d4cc13732e3a128dcb66581c1b17d84c6c2520f6a520d037a66473%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=389143&rfr_iscdi=true