Investigation of External Latchup Robustness of Dual and Triple Well Designs in 65nm Bulk CMOS Technology

In this work, the effect of design parameters on the internal and external latchup robustness of dual well (DW) and triple well (TW) test structures designed in 65nm bulk CMOS technology is studied. It is found that while both DW and TW latchup structures were robust for a positive-mode external lat...

Full description

Saved in:
Bibliographic Details
Main Authors: Kontos, D., Domanski, K., Gauthier, R., Chatty, K., Muhammad, M., Seguin, C., Halbach, R., Russ, C., Alvarez, D.
Format: Conference Proceeding
Language:English
Subjects:
Bipolar transistors
Cathodes
Circuits
CMOS technology
Logic arrays
Robustness
System testing
Temperature
Thyristors
Voltage control
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this work, the effect of design parameters on the internal and external latchup robustness of dual well (DW) and triple well (TW) test structures designed in 65nm bulk CMOS technology is studied. It is found that while both DW and TW latchup structures were robust for a positive-mode external latchup (latchup trigger current, I TRIG > 200mA), TW latchup structures were more susceptible to negative mode external latchup. The I TRIG for the worst case TW latchup structure was ~50% lower compared to a similarly designed test structure in DW. Isolation of injection sources is more efficient in TW as compared to DW design and can be further improved by appropriate design of I/O devices and guard rings surrounding the I/Os
ISSN:1541-7026
1938-1891
DOI:10.1109/RELPHY.2006.251207