An Embedded Methodology for FPGAs' Digital Distance Relay Design and Analysis

This paper proposes a methodology for distance relay design to detect the fault location and mark out the protective region. We followed the intellectual property (IP) cores concept in system on chip to accomplish the development of an intelligent digital distance relay. Therefore, the field program...

Full description

Saved in:
Bibliographic Details
Main Authors: Tsair-Fwu Lee, Ming-Yuan Cho, Ying-Chang Hsiao, Hong-Jen Lee
Format: Conference Proceeding
Language:English
Subjects:
Circuit faults
Digital relays
Fault location
Field programmable gate arrays
Impedance
Power system relaying
Protection
Protective relaying
System-on-a-chip
Voltage
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper proposes a methodology for distance relay design to detect the fault location and mark out the protective region. We followed the intellectual property (IP) cores concept in system on chip to accomplish the development of an intelligent digital distance relay. Therefore, the field programmable gate arrays (FPGAs) technique was applied to design and implement the digital distance relay associated with the proposed method. In additional to verify the validation of the digital distance relay, we compare the result with Matlab simulation check. Then we concluded the performance of the designed distance relay is indeed superior in speed and accuracy with flexibility
DOI:10.1109/ICHIT.2006.253461