A Hardware Approach to Real-Time Program Trace Compression for Embedded Processors

Collecting the program execution traces at full speed is essential to the analysis and debugging of real-time software behavior of a complex system. However, the generation rate and the size of real-time program traces are so huge such that real-time program tracing is often infeasible without prope...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. 1, Fundamental theory and applications Fundamental theory and applications, 2007-03, Vol.54 (3), p.530-543
Main Authors: Chung-Fu Kao, Shyh-Ming Huang, Huang, I.-J.
Format: Article
Language:English
Subjects:
Address trace
Complex systems
Compressing
Compression ratio
compressor
Computer programs
Computer science
Cost analysis
Costs
Data acquisition
Data compression
debugging
Encoding
Filtering
Hardware
microprocessor
Microprocessors
Real time
Real time systems
Software debugging
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Collecting the program execution traces at full speed is essential to the analysis and debugging of real-time software behavior of a complex system. However, the generation rate and the size of real-time program traces are so huge such that real-time program tracing is often infeasible without proper hardware support. This paper presents a hardware approach to compress program execution traces in real time in order to reduce the trace size. The approach consists of three modularized phases: 1) branch/target filtering; 2) branch/target address encoding; 3) Lempel-Ziv (LZ)-based data compression. A synthesizable RTL code for the proposed hardware is constructed to analyze the hardware cost and speed and typical multimedia benchmarks are used to measure the compression results. The results show that our hardware is capable of real-time compression and achieving compression ratio of 454:1, far better than 5:1 achieved by typical existing hardware approaches. Furthermore, our modularized approach makes it possible to trade off between the hardware cost (typically from 1 to 50K gates) and the achievable compression ratio (typically from 5:1 to 454:1)
ISSN:1549-8328
1057-7122
1558-0806
DOI:10.1109/TCSI.2006.887613