A general purpose, single chip video signal processing (VSP) architecture for image processing, coding and computer vision

The paper describes the architecture of a novel, internally multiprocessing, single chip VSP. The limitations of extended DSP architectures and conventional array processors are discussed in the context of the functional domains of image processing, coding and computer vision. Integration of a novel...

Full description

Saved in:
Bibliographic Details
Main Authors: Goodenough, J., Meacham, R.J., Morris, J.D., Seed, N.L., Ivey, P.A.
Format: Conference Proceeding
Language:English
Subjects:
Computer architecture
Computer vision
Digital signal processing chips
Image coding
Image processing
Low voltage
Memory management
Reduced instruction set computing
Silicon
Video signal processing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The paper describes the architecture of a novel, internally multiprocessing, single chip VSP. The limitations of extended DSP architectures and conventional array processors are discussed in the context of the functional domains of image processing, coding and computer vision. Integration of a novel array-based processing core, together with a RISC processor and intelligent memory management processor provide flexibility. The core architecture is an enhanced array processor whose key features are: 2 bit data path, dual processor mesh connected array planes and combined SIMD/systolic functionality. The core is optimised for 2D windowed operations, particularly 2D MAC and transforms. The device is expected to operate at 80 MHz on low voltage silicon and deliver in excess of 3 G Op s/sup -1/ across a range of target applications.< >
DOI:10.1109/ICIP.1994.413735