Planar-CRX: A Single-Layer Zero Skew Clock Routing in X-Architecture

With its advantages in wirelength reduction and routing flexibility compared with Manhattan routing, X-architecture has been proposed and applied to modern IC design. As a critical part in high-performance integrated circuits, clock network design meets great challenges due to feature size decrease...

Full description

Saved in:
Bibliographic Details
Main Authors: Weixiang Shen, Yici Cai, Xianlong Hong, Jiang Hu, Bing Lu
Format: Conference Proceeding
Language:English
Subjects:
Circuits
Clocks
Computer science
Delay lines
Design engineering
Frequency
Routing
Springs
Very large scale integration
Wires
Citations: Items that cite this one
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:With its advantages in wirelength reduction and routing flexibility compared with Manhattan routing, X-architecture has been proposed and applied to modern IC design. As a critical part in high-performance integrated circuits, clock network design meets great challenges due to feature size decrease and clock frequency increase. In order to eliminate the delay and attenuation of clock signal introduced by the vias, and to make it more tolerant to process variations, in this paper, we propose an algorithm of a single-layer zero skew clock routing in X-architecture (Planar-CRX). Our method integrates the extended deferred-merge embedding algorithm (DME-X, which extends DME to X-architecture) with modified Ohtsuki's line-search algorithm to minimize the total wirelength and the bends. Compared with planar clock routing in the Manhattan plane, our method achieves a reduction of 6.81% in total wire-length on average, and fewer bends. Experimental results also indicate that our solution is comparable with previous non-planar zero skew clock routing algorithm
ISSN:1948-3287
1948-3295
DOI:10.1109/ISQED.2007.120