A 7mW-to-183mW Dynamic Quality-Scalable H.264 Video Encoder Chip

A dynamic quality-scalable H.264 video encoder is presented for power-adaptive video encoding. In 0.13mum CMOS technology, it requires 470kgates/13.3kB SRAM and consumes 7mW/183mW in encoding 30fps CIF/HD720 video. Compared to the state-of-the-art design for real-time HD720 video encoding, a 49% red...

Full description

Saved in:
Bibliographic Details
Main Authors: Chang, Hsiu-Cheng, Chen, Jia-Wei, Su, Ching-Lung, Yang, Yao-Chang, Li, Yao, Chang, Chun-Hao, Chen, Ze-Min, Yang, Wei-Sen, Lin, Chien-Chang, Chen, Ching-Wen, Wang, Jinn-Shan, Guo, Jiun-In
Format: Conference Proceeding
Language:English
Subjects:
Application software
Clocks
Costs
Encoding
Energy consumption
High definition video
MPEG 4 Standard
PSNR
Scalability
Throughput
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A dynamic quality-scalable H.264 video encoder is presented for power-adaptive video encoding. In 0.13mum CMOS technology, it requires 470kgates/13.3kB SRAM and consumes 7mW/183mW in encoding 30fps CIF/HD720 video. Compared to the state-of-the-art design for real-time HD720 video encoding, a 49% reduction in gate count and a 61% reduction in internal memory is achieved
ISSN:0193-6530
2376-8606
DOI:10.1109/ISSCC.2007.373403