Digital Inverse Timing Generator with Wide Dynamic Range

This paper addresses a timing generator with an output inversely proportional to a binary input without involving cost/area intensive digital division hardware or DSP processor based solution. The timing generation is based on interpreting a binary input as a floating point number (step value) and s...

Full description

Saved in:
Bibliographic Details
Main Authors: Kannan, Bharath Balaji, Ngo, Khai D.T.
Format: Conference Proceeding
Language:English
Subjects:
Clocks
Costs
Dynamic range
Hardware
Proportional control
Pulse generation
Pulse width modulation
Pulse width modulation converters
Timing
Voltage control
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper addresses a timing generator with an output inversely proportional to a binary input without involving cost/area intensive digital division hardware or DSP processor based solution. The timing generation is based on interpreting a binary input as a floating point number (step value) and successively accumulating it to a predefined count. A unique scaling process generates the step value required for accumulation from the binary input and also alleviates the requirement for a high clock frequency. The functionality of the proposed architecture was experimentally verified with implementation on an ALTERA CPLD EPF10K70 clocked at 25.175MHz. The dynamic range extends from 355ns to 17μs.
ISSN:0271-4302
2158-1525
DOI:10.1109/ISCAS.2007.378398