Capacitively-Biased Floating-Gate CMOS: a New Logic Family

Given a particular digital logic path and a desired operating frequency there exists an optimal trade off of dynamic, static, and short-circuit power dissipation. Techniques like DVS and variable thresholds exist to bring paths closer to this optimum, but intrinsic complications limit how close they...

Full description

Saved in:
Bibliographic Details
Main Authors: Wunderlich, Richard. B., Degnan, Brian P., Hasler, Paul
Format: Conference Proceeding
Language:English
Subjects:
Clocks
CMOS logic circuits
Design optimization
Dynamic voltage scaling
Fabrication
Frequency synchronization
Logic design
Power dissipation
Propagation delay
Voltage control
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Given a particular digital logic path and a desired operating frequency there exists an optimal trade off of dynamic, static, and short-circuit power dissipation. Techniques like DVS and variable thresholds exist to bring paths closer to this optimum, but intrinsic complications limit how close they can get. We present capacitively-biased, floating-gate CMOS (FG-CMOS) as a new, and intrinsically more efficient, logic family that removes many of these complications as well as giving rise to new dimensions of design and run time optimizations previously unattainable. Simulations are performed to explore the energy per cycle versus cycle time of arbitrary digital logic paths, and show FG-CMOS capable of running atleast 12% faster at the same power, or at 36% less power at the same speed, or when 20% slack is introduced 65% less power than regular CMOS or 37% less power than DVS CMOS. Devices were fabricated to show functionality, explore area ramifications, and to validate simulation.
ISSN:0271-4302
2158-1525
DOI:10.1109/ISCAS.2007.378653