A Monolithic Voltage-Boosting Parallel-Primary Transformer Structures for Fully Integrated CMOS Power Amplifier Design

In this paper, a novel monolithic voltage-boosting parallel-primary transformer is presented for the fully integrated CMOS power amplifier design. Multiple primary loops are interweaved in parallel to combine the AC currents from multiple power devices while the higher turn ratio of a secondary loop...

Full description

Saved in:
Bibliographic Details
Main Authors: Kyu Hwan An, Younsuk Kim, Lee, O., Ki Seok Yang, Hyungwook Kim, Wangmyong Woo, Jae Joon Chang, Chang-Ho Lee, Haksun Kim, Laskar, J.
Format: Conference Proceeding
Language:English
Subjects:
CMOS
CMOS technology
Impedance matching
Integrated circuit technology
parallel-primary
power amplifier
Power amplifiers
Power generation
Power measurement
Power supplies
Radio frequency
Radiofrequency amplifiers
Substrates
transformer
Voltage-boosting
Citations: Items that cite this one
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, a novel monolithic voltage-boosting parallel-primary transformer is presented for the fully integrated CMOS power amplifier design. Multiple primary loops are interweaved in parallel to combine the AC currents from multiple power devices while the higher turn ratio of a secondary loop boosts AC voltages of the combined primary loops at the load of the secondary loop. The proposed interweaved structure is much more compact and separable from power devices, avoiding potential instability. To verify the feasibility of this power combining method, the fully integrated CMOS switching power amplifier was implemented in a standard 0.18- μ m technology. The power amplifier successfully demonstrated a measured output power of 1.3 W and a measured power added efficiency (PAE) of 41% to a 50-Ω load with a 3.3-V power supply at 1.8 GHz operation.
ISSN:1529-2517
2375-0995
DOI:10.1109/RFIC.2007.380914