A Delay Characterization Method for Integrated Devices

We present in this paper a new approach for on-chip delay characterization of integrated passive and active devices such as transistors, interconnects and analog resistors and capacitors. The proposed method is a time-domain technique that uses on-chip configurable ring oscillators to characterize i...

Full description

Saved in:
Bibliographic Details
Main Authors: Lafrance, L-P., Savaria, Y.
Format: Conference Proceeding
Language:English
Subjects:
Capacitance measurement
Circuit testing
Driver circuits
Electrical resistance measurement
Integrated circuit interconnections
Integrated circuit measurements
Inverters
Parasitic capacitance
Propagation delay
Resistors
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 544
container_issue
container_start_page 540
container_title
container_volume 1
creator Lafrance, L-P.
Savaria, Y.
description We present in this paper a new approach for on-chip delay characterization of integrated passive and active devices such as transistors, interconnects and analog resistors and capacitors. The proposed method is a time-domain technique that uses on-chip configurable ring oscillators to characterize independently dynamic parasitic resistance and capacitance of the device under characterization. With the use of empirical techniques, based on interpolated look-up tables of pre-simulated data, the method achieves very good estimates of capacitance and resistance. A calibration technique to compensate process variations is also proposed and validated. The proposed method is implemented on a chip, designed in the CMOS 180nm TSMC technology. The chip was manufactured and is currently under verification.
doi_str_mv 10.1109/MWSCAS.2006.382118
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4267195</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4267195</ieee_id><sourcerecordid>4267195</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-c9c4556d7262219397e46fd458dc3056bc40cdab5669768910d0240ee3649ad43</originalsourceid><addsrcrecordid>eNpFzs1KAzEUBeD4B7bVF9DNvMDUm-TmbzmMVQstLqq4LGlyx0ZqR2aCUJ_eEQVXZ_EdDoexKw5TzsHdLF9WdbWaCgA9lVZwbo_YmKNABG6kO2YjrpQtpXXu5B8EnP4ADmBQn7Nx378BCGm4GzFdFbe084ei3vrOh0xd-vI5tftiSXnbxqJpu2K-z_Ta-UxxKH-mQP0FO2v8rqfLv5yw57vZU_1QLh7v53W1KBM3KpfBBVRKRyO0ENxJZwh1E1HZGCQovQkIIfqN0toZbR2HCAKBSGp0PqKcsOvf3URE648uvfvusEahh_NKfgMMu0gw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A Delay Characterization Method for Integrated Devices</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Lafrance, L-P. ; Savaria, Y.</creator><creatorcontrib>Lafrance, L-P. ; Savaria, Y.</creatorcontrib><description>We present in this paper a new approach for on-chip delay characterization of integrated passive and active devices such as transistors, interconnects and analog resistors and capacitors. The proposed method is a time-domain technique that uses on-chip configurable ring oscillators to characterize independently dynamic parasitic resistance and capacitance of the device under characterization. With the use of empirical techniques, based on interpolated look-up tables of pre-simulated data, the method achieves very good estimates of capacitance and resistance. A calibration technique to compensate process variations is also proposed and validated. The proposed method is implemented on a chip, designed in the CMOS 180nm TSMC technology. The chip was manufactured and is currently under verification.</description><identifier>ISSN: 1548-3746</identifier><identifier>ISBN: 1424401720</identifier><identifier>ISBN: 9781424401727</identifier><identifier>EISSN: 1558-3899</identifier><identifier>EISBN: 1424401739</identifier><identifier>EISBN: 9781424401734</identifier><identifier>DOI: 10.1109/MWSCAS.2006.382118</identifier><language>eng</language><publisher>IEEE</publisher><subject>Capacitance measurement ; Circuit testing ; Driver circuits ; Electrical resistance measurement ; Integrated circuit interconnections ; Integrated circuit measurements ; Inverters ; Parasitic capacitance ; Propagation delay ; Resistors</subject><ispartof>2006 49th IEEE International Midwest Symposium on Circuits and Systems, 2006, Vol.1, p.540-544</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4267195$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4267195$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Lafrance, L-P.</creatorcontrib><creatorcontrib>Savaria, Y.</creatorcontrib><title>A Delay Characterization Method for Integrated Devices</title><title>2006 49th IEEE International Midwest Symposium on Circuits and Systems</title><addtitle>MWSCAS</addtitle><description>We present in this paper a new approach for on-chip delay characterization of integrated passive and active devices such as transistors, interconnects and analog resistors and capacitors. The proposed method is a time-domain technique that uses on-chip configurable ring oscillators to characterize independently dynamic parasitic resistance and capacitance of the device under characterization. With the use of empirical techniques, based on interpolated look-up tables of pre-simulated data, the method achieves very good estimates of capacitance and resistance. A calibration technique to compensate process variations is also proposed and validated. The proposed method is implemented on a chip, designed in the CMOS 180nm TSMC technology. The chip was manufactured and is currently under verification.</description><subject>Capacitance measurement</subject><subject>Circuit testing</subject><subject>Driver circuits</subject><subject>Electrical resistance measurement</subject><subject>Integrated circuit interconnections</subject><subject>Integrated circuit measurements</subject><subject>Inverters</subject><subject>Parasitic capacitance</subject><subject>Propagation delay</subject><subject>Resistors</subject><issn>1548-3746</issn><issn>1558-3899</issn><isbn>1424401720</isbn><isbn>9781424401727</isbn><isbn>1424401739</isbn><isbn>9781424401734</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpFzs1KAzEUBeD4B7bVF9DNvMDUm-TmbzmMVQstLqq4LGlyx0ZqR2aCUJ_eEQVXZ_EdDoexKw5TzsHdLF9WdbWaCgA9lVZwbo_YmKNABG6kO2YjrpQtpXXu5B8EnP4ADmBQn7Nx378BCGm4GzFdFbe084ei3vrOh0xd-vI5tftiSXnbxqJpu2K-z_Ta-UxxKH-mQP0FO2v8rqfLv5yw57vZU_1QLh7v53W1KBM3KpfBBVRKRyO0ENxJZwh1E1HZGCQovQkIIfqN0toZbR2HCAKBSGp0PqKcsOvf3URE648uvfvusEahh_NKfgMMu0gw</recordid><startdate>200608</startdate><enddate>200608</enddate><creator>Lafrance, L-P.</creator><creator>Savaria, Y.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>200608</creationdate><title>A Delay Characterization Method for Integrated Devices</title><author>Lafrance, L-P. ; Savaria, Y.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-c9c4556d7262219397e46fd458dc3056bc40cdab5669768910d0240ee3649ad43</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Capacitance measurement</topic><topic>Circuit testing</topic><topic>Driver circuits</topic><topic>Electrical resistance measurement</topic><topic>Integrated circuit interconnections</topic><topic>Integrated circuit measurements</topic><topic>Inverters</topic><topic>Parasitic capacitance</topic><topic>Propagation delay</topic><topic>Resistors</topic><toplevel>online_resources</toplevel><creatorcontrib>Lafrance, L-P.</creatorcontrib><creatorcontrib>Savaria, Y.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lafrance, L-P.</au><au>Savaria, Y.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A Delay Characterization Method for Integrated Devices</atitle><btitle>2006 49th IEEE International Midwest Symposium on Circuits and Systems</btitle><stitle>MWSCAS</stitle><date>2006-08</date><risdate>2006</risdate><volume>1</volume><spage>540</spage><epage>544</epage><pages>540-544</pages><issn>1548-3746</issn><eissn>1558-3899</eissn><isbn>1424401720</isbn><isbn>9781424401727</isbn><eisbn>1424401739</eisbn><eisbn>9781424401734</eisbn><abstract>We present in this paper a new approach for on-chip delay characterization of integrated passive and active devices such as transistors, interconnects and analog resistors and capacitors. The proposed method is a time-domain technique that uses on-chip configurable ring oscillators to characterize independently dynamic parasitic resistance and capacitance of the device under characterization. With the use of empirical techniques, based on interpolated look-up tables of pre-simulated data, the method achieves very good estimates of capacitance and resistance. A calibration technique to compensate process variations is also proposed and validated. The proposed method is implemented on a chip, designed in the CMOS 180nm TSMC technology. The chip was manufactured and is currently under verification.</abstract><pub>IEEE</pub><doi>10.1109/MWSCAS.2006.382118</doi><tpages>5</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1548-3746
ispartof 2006 49th IEEE International Midwest Symposium on Circuits and Systems, 2006, Vol.1, p.540-544
issn 1548-3746
1558-3899
language eng
recordid cdi_ieee_primary_4267195
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Capacitance measurement
Circuit testing
Driver circuits
Electrical resistance measurement
Integrated circuit interconnections
Integrated circuit measurements
Inverters
Parasitic capacitance
Propagation delay
Resistors
title A Delay Characterization Method for Integrated Devices
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T17%3A32%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20Delay%20Characterization%20Method%20for%20Integrated%20Devices&rft.btitle=2006%2049th%20IEEE%20International%20Midwest%20Symposium%20on%20Circuits%20and%20Systems&rft.au=Lafrance,%20L-P.&rft.date=2006-08&rft.volume=1&rft.spage=540&rft.epage=544&rft.pages=540-544&rft.issn=1548-3746&rft.eissn=1558-3899&rft.isbn=1424401720&rft.isbn_list=9781424401727&rft_id=info:doi/10.1109/MWSCAS.2006.382118&rft.eisbn=1424401739&rft.eisbn_list=9781424401734&rft_dat=%3Cieee_6IE%3E4267195%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-c9c4556d7262219397e46fd458dc3056bc40cdab5669768910d0240ee3649ad43%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4267195&rfr_iscdi=true