Hardware, Design and Implementation Issues on a Fpga-Based Smart Camera

Processing images to extract useful information in real-time is a complex task, dealing with large amounts of iconic data and requiring intensive computation. Smart cameras use embedded processing to save the host system from the low-level processing load and to reduce communication flows and overhe...

Full description

Saved in:
Bibliographic Details
Main Authors: Dias, F., Berry, F., Serot, J., Marmoiton, F.
Format: Conference Proceeding
Language:English
Subjects:
Computer architecture
Data mining
Design methodology
embedded image processing
Face detection
Face recognition
Field programmable gate arrays
FPGA-based system
Hardware
Image processing
Object detection
reconfigurable architecture
Smart camera
Smart cameras
Citations: Items that cite this one
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Processing images to extract useful information in real-time is a complex task, dealing with large amounts of iconic data and requiring intensive computation. Smart cameras use embedded processing to save the host system from the low-level processing load and to reduce communication flows and overheads. Field programmable devices present special interest for smart cameras design: flexibility, reconfigurability and parallel processing skills are some specially important features. In this paper we present a FPGA-based smart camera research platform. The hardware architecture is described, and some design issues are discussed. Our goal is to use the possibility to reconfigure the FPGA device in order to adapt the system architecture to a given application. To that, a design methodology, based on pre-programmed processing elements, is proposed and sketched. Some implementation issues are discussed and a template tracking application is given as example, with its experimental results.
DOI:10.1109/ICDSC.2007.4357501