A 35mW 12 bits 25 MS/s pipelined analog to digital converter

The design of a full integrated electronics readout for the next ILC ECAL presents many challenges. Low power dissipation is required, and it will be necessary to integrate together the very front-end stages with the analog to digital converter. We present here a 12 bits 25 MHz analog to digital con...

Full description

Saved in:
Bibliographic Details
Main Authors: Bouvier, J., Dahoumane, M., Dzahini, D., Gallin-Martel, L., Hostachy, J.Y., Lagorio, E., Rossetto, O., Ghazlane, H., Dallet, D.
Format: Conference Proceeding
Language:English
Subjects:
Analog memory
Analog-digital conversion
CMOS process
Dynamic range
Error correction
Nuclear and plasma sciences
Nuclear electronics
Power dissipation
Preamplifiers
Switching converters
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The design of a full integrated electronics readout for the next ILC ECAL presents many challenges. Low power dissipation is required, and it will be necessary to integrate together the very front-end stages with the analog to digital converter. We present here a 12 bits 25 MHz analog to digital converter using the pipe line architecture. Its' first stage is a charge redistribution sample and hold, then follow ten 1.5 bit sub-ADC and finally a 2 bit flash. A CMOS 0.35 mu process is used, and the dynamic range covered is 2V. The analog part of the converter can be quickly switched (a couple of mus) to a standby mode that reduces the DC power dissipation by a ratio of 1/1000. The size of the converter's layout including the digital correction stage is only 1.7 mm * 0.6 mm, and the total dc power dissipation is 35 mW.
ISSN:1082-3654
2577-0829
DOI:10.1109/NSSMIC.2007.4436660