Low-Power Multiplier Designs Using Dual Supply Voltage Technique

A tree multiplier design approach based on dual voltage supply technique is proposed. The design consists of two types of full-adder units, one with a higher voltage supply (3.3 V) and the other at lower voltage (2.5 V). The 3.3 V full-adder units are used exclusively in the most critical path of th...

Full description

Saved in:
Bibliographic Details
Main Authors: Supmonchai, B., Chunak, P.
Format: Conference Proceeding
Language:English
Subjects:
Adders
Circuits
Delay
Digital signal processing
Energy consumption
Minimization
Power dissipation
Timing
Very large scale integration
Voltage
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A tree multiplier design approach based on dual voltage supply technique is proposed. The design consists of two types of full-adder units, one with a higher voltage supply (3.3 V) and the other at lower voltage (2.5 V). The 3.3 V full-adder units are used exclusively in the most critical path of the multiplier to guarantee its best overall performance while the 2.5 V units are used in the region where the timing is not critical to reduce the power consumption. To ensure that the performance of the multiplier is maintained, the slower 2.5 V adder units are systematically replaced by the faster 3.3 V adders in the violating paths to bring the timing to be within the limit. Our technique is verified through actual layout and found to be able to reduce power consumption of the tree multiplier up to 42% in the 16 times 16-bit multiplier without deteriorating its delay performance.
ISSN:2325-0631
DOI:10.1109/ISICIR.2007.4441784