Eliminating uT induced memory fails through waferless auto clean

In this paper, micro trenching (muT) on silicon substrate caused by the poly gate etch process, was found to be the root cause of memory bin failures (MBIST) in our 0.15 mum devices. Through advanced FA techniques using CAFM (conductive atomic force microscopy) & nano probing, we found that the...

Full description

Saved in:
Bibliographic Details
Main Authors: Goa Yee Boon, Teo, S., Au Hing Ho, Leong, D.
Format: Conference Proceeding
Language:English
Subjects:
Atomic force microscopy
Degradation
Etching
Failure analysis
Gold
Random access memory
Silicon
Testing
Transconductance
Vehicles
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 3
container_issue
container_start_page 1
container_title
container_volume
creator Goa Yee Boon
Teo, S.
Au Hing Ho
Leong, D.
description In this paper, micro trenching (muT) on silicon substrate caused by the poly gate etch process, was found to be the root cause of memory bin failures (MBIST) in our 0.15 mum devices. Through advanced FA techniques using CAFM (conductive atomic force microscopy) & nano probing, we found that the micro trenching MBIST failures occurs primarily due abnormal leakage across the gate due gate oxide damage next to the micro trench. In severe cases transconductance degradation of the Pass gate (PG) transistor was observed. We discovered the micro trenching phenomena was due to 'cold' poly etcher chamber effect. A novel method by running Pre-WAC (waferless auto clean) using the O2 and SF6 gas before polysilicon etch was found to be effective in eliminating the fails.
doi_str_mv 10.1109/ISSM.2007.4446895
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_4446895</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4446895</ieee_id><sourcerecordid>4446895</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-db6ba50e551d8f0d66ae1ef9235ae36a29aaabb8fce7720eab1904a0cad6f63a3</originalsourceid><addsrcrecordid>eNo1j81Kw0AURkdUsNY8gLiZF0i8k_lJZqeUVgsVF83CXbnJ3GlHklQyCdK3V7BuvsPZHPgYuxeQCQH2cb3dvmU5QJEppUxp9QVLbFEKlSslftdestt_EeaKzYTOZaq1_LhhSYyfACAKo0CbGXtatqELPY6h3_Op4qF3U0OOd9QdhxP3GNrIx8NwnPYH_o2ehpZi5DiNR960hP0du_bYRkrOnLNqtawWr-nm_WW9eN6kwcKYutrUqIG0Fq704IxBEuRtLjWSNJhbRKzr0jdUFDkQ1sKCQmjQGW8kyjl7-MsGItp9DaHD4bQ7_5c_NqtNzg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Eliminating uT induced memory fails through waferless auto clean</title><source>IEEE Xplore All Conference Series</source><creator>Goa Yee Boon ; Teo, S. ; Au Hing Ho ; Leong, D.</creator><creatorcontrib>Goa Yee Boon ; Teo, S. ; Au Hing Ho ; Leong, D.</creatorcontrib><description>In this paper, micro trenching (muT) on silicon substrate caused by the poly gate etch process, was found to be the root cause of memory bin failures (MBIST) in our 0.15 mum devices. Through advanced FA techniques using CAFM (conductive atomic force microscopy) &amp; nano probing, we found that the micro trenching MBIST failures occurs primarily due abnormal leakage across the gate due gate oxide damage next to the micro trench. In severe cases transconductance degradation of the Pass gate (PG) transistor was observed. We discovered the micro trenching phenomena was due to 'cold' poly etcher chamber effect. A novel method by running Pre-WAC (waferless auto clean) using the O2 and SF6 gas before polysilicon etch was found to be effective in eliminating the fails.</description><identifier>ISSN: 1523-553X</identifier><identifier>ISBN: 1424411416</identifier><identifier>ISBN: 9781424411412</identifier><identifier>EISBN: 9781424411429</identifier><identifier>EISBN: 1424411424</identifier><identifier>DOI: 10.1109/ISSM.2007.4446895</identifier><language>eng</language><publisher>IEEE</publisher><subject>Atomic force microscopy ; Degradation ; Etching ; Failure analysis ; Gold ; Random access memory ; Silicon ; Testing ; Transconductance ; Vehicles</subject><ispartof>2007 International Symposium on Semiconductor Manufacturing, 2007, p.1-3</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4446895$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4446895$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Goa Yee Boon</creatorcontrib><creatorcontrib>Teo, S.</creatorcontrib><creatorcontrib>Au Hing Ho</creatorcontrib><creatorcontrib>Leong, D.</creatorcontrib><title>Eliminating uT induced memory fails through waferless auto clean</title><title>2007 International Symposium on Semiconductor Manufacturing</title><addtitle>ISSM</addtitle><description>In this paper, micro trenching (muT) on silicon substrate caused by the poly gate etch process, was found to be the root cause of memory bin failures (MBIST) in our 0.15 mum devices. Through advanced FA techniques using CAFM (conductive atomic force microscopy) &amp; nano probing, we found that the micro trenching MBIST failures occurs primarily due abnormal leakage across the gate due gate oxide damage next to the micro trench. In severe cases transconductance degradation of the Pass gate (PG) transistor was observed. We discovered the micro trenching phenomena was due to 'cold' poly etcher chamber effect. A novel method by running Pre-WAC (waferless auto clean) using the O2 and SF6 gas before polysilicon etch was found to be effective in eliminating the fails.</description><subject>Atomic force microscopy</subject><subject>Degradation</subject><subject>Etching</subject><subject>Failure analysis</subject><subject>Gold</subject><subject>Random access memory</subject><subject>Silicon</subject><subject>Testing</subject><subject>Transconductance</subject><subject>Vehicles</subject><issn>1523-553X</issn><isbn>1424411416</isbn><isbn>9781424411412</isbn><isbn>9781424411429</isbn><isbn>1424411424</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1j81Kw0AURkdUsNY8gLiZF0i8k_lJZqeUVgsVF83CXbnJ3GlHklQyCdK3V7BuvsPZHPgYuxeQCQH2cb3dvmU5QJEppUxp9QVLbFEKlSslftdestt_EeaKzYTOZaq1_LhhSYyfACAKo0CbGXtatqELPY6h3_Op4qF3U0OOd9QdhxP3GNrIx8NwnPYH_o2ehpZi5DiNR960hP0du_bYRkrOnLNqtawWr-nm_WW9eN6kwcKYutrUqIG0Fq704IxBEuRtLjWSNJhbRKzr0jdUFDkQ1sKCQmjQGW8kyjl7-MsGItp9DaHD4bQ7_5c_NqtNzg</recordid><startdate>200710</startdate><enddate>200710</enddate><creator>Goa Yee Boon</creator><creator>Teo, S.</creator><creator>Au Hing Ho</creator><creator>Leong, D.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>200710</creationdate><title>Eliminating uT induced memory fails through waferless auto clean</title><author>Goa Yee Boon ; Teo, S. ; Au Hing Ho ; Leong, D.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-db6ba50e551d8f0d66ae1ef9235ae36a29aaabb8fce7720eab1904a0cad6f63a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Atomic force microscopy</topic><topic>Degradation</topic><topic>Etching</topic><topic>Failure analysis</topic><topic>Gold</topic><topic>Random access memory</topic><topic>Silicon</topic><topic>Testing</topic><topic>Transconductance</topic><topic>Vehicles</topic><toplevel>online_resources</toplevel><creatorcontrib>Goa Yee Boon</creatorcontrib><creatorcontrib>Teo, S.</creatorcontrib><creatorcontrib>Au Hing Ho</creatorcontrib><creatorcontrib>Leong, D.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Goa Yee Boon</au><au>Teo, S.</au><au>Au Hing Ho</au><au>Leong, D.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Eliminating uT induced memory fails through waferless auto clean</atitle><btitle>2007 International Symposium on Semiconductor Manufacturing</btitle><stitle>ISSM</stitle><date>2007-10</date><risdate>2007</risdate><spage>1</spage><epage>3</epage><pages>1-3</pages><issn>1523-553X</issn><isbn>1424411416</isbn><isbn>9781424411412</isbn><eisbn>9781424411429</eisbn><eisbn>1424411424</eisbn><abstract>In this paper, micro trenching (muT) on silicon substrate caused by the poly gate etch process, was found to be the root cause of memory bin failures (MBIST) in our 0.15 mum devices. Through advanced FA techniques using CAFM (conductive atomic force microscopy) &amp; nano probing, we found that the micro trenching MBIST failures occurs primarily due abnormal leakage across the gate due gate oxide damage next to the micro trench. In severe cases transconductance degradation of the Pass gate (PG) transistor was observed. We discovered the micro trenching phenomena was due to 'cold' poly etcher chamber effect. A novel method by running Pre-WAC (waferless auto clean) using the O2 and SF6 gas before polysilicon etch was found to be effective in eliminating the fails.</abstract><pub>IEEE</pub><doi>10.1109/ISSM.2007.4446895</doi><tpages>3</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1523-553X
ispartof 2007 International Symposium on Semiconductor Manufacturing, 2007, p.1-3
issn 1523-553X
language eng
recordid cdi_ieee_primary_4446895
source IEEE Xplore All Conference Series
subjects Atomic force microscopy
Degradation
Etching
Failure analysis
Gold
Random access memory
Silicon
Testing
Transconductance
Vehicles
title Eliminating uT induced memory fails through waferless auto clean
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-30T20%3A56%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Eliminating%20uT%20induced%20memory%20fails%20through%20waferless%20auto%20clean&rft.btitle=2007%20International%20Symposium%20on%20Semiconductor%20Manufacturing&rft.au=Goa%20Yee%20Boon&rft.date=2007-10&rft.spage=1&rft.epage=3&rft.pages=1-3&rft.issn=1523-553X&rft.isbn=1424411416&rft.isbn_list=9781424411412&rft_id=info:doi/10.1109/ISSM.2007.4446895&rft.eisbn=9781424411429&rft.eisbn_list=1424411424&rft_dat=%3Cieee_CHZPO%3E4446895%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-db6ba50e551d8f0d66ae1ef9235ae36a29aaabb8fce7720eab1904a0cad6f63a3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4446895&rfr_iscdi=true