Extending transaction level modeling for embedded software design and validation

In this paper, we propose to extend the Transaction Level Modeling (TLM) approach -initially intended as a higher level abstraction of Register Transfer Level (RTL) hardware (HW) design- to cope with embedded software (SW) design and validation. We aim at introducing new SW TLM concepts which will e...

Full description

Saved in:
Bibliographic Details
Main Authors: Baklouti, M., Benzina, A., Bouchhima, A., Petrot, F.
Format: Conference Proceeding
Language:English
Subjects:
Computer architecture
Costs
Design methodology
Embedded software
Hardware
Instruction sets
Laboratories
Middleware
Software design
System-on-a-chip
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, we propose to extend the Transaction Level Modeling (TLM) approach -initially intended as a higher level abstraction of Register Transfer Level (RTL) hardware (HW) design- to cope with embedded software (SW) design and validation. We aim at introducing new SW TLM concepts which will enable refinement of communication at the SW side. The proposed methodology allows system designers to decide about HW and SW communication architecture jointly, so as to ensure maximum performance efficiency for their designs. As such, multi-processor system-on-chip (MPSoC) heterogeneity would be addressed more efficiently from communication viewpoint.
DOI:10.1109/DTIS.2007.4449494