Loading…
A Robust Level-Shifter Design for Adaptive Voltage Scaling
Voltage scaling is one of the knobs that is used today to control both static and the active power for SoCs. The SoC core supply voltage is scaled adaptively based on the performance needs. But it is also required to maintain the external electrical chip interface protocol, which may run at a differ...
Saved in:
| Main Authors: | , , , , |
|---|---|
| Format: | Conference Proceeding |
| Language: | English |
| Subjects: | |
| Online Access: | Request full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| cited_by | |
|---|---|
| cites | |
| container_end_page | 388 |
| container_issue | |
| container_start_page | 383 |
| container_title | |
| container_volume | |
| creator | Gupta, Ankur Chauhan, Rajat Menezes, Vinod Narang, Vikas Roopashree, H.M. |
| description | Voltage scaling is one of the knobs that is used today to control both static and the active power for SoCs. The SoC core supply voltage is scaled adaptively based on the performance needs. But it is also required to maintain the external electrical chip interface protocol, which may run at a different voltage level. The chip interfaces need to operate reliably under adaptively scaling core voltage and fixed 10 supply voltage. Within the 10 circuits, voltage level shifters are used to communicate between two voltage domains. This paper examines the performance of a conventional voltage level shifter and describes a novel high performance level shifter that is more robust under adapting voltage scaling. |
| doi_str_mv | 10.1109/VLSI.2008.61 |
| format | conference_proceeding |
| fullrecord | <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_4450531</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4450531</ieee_id><sourcerecordid>4450531</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-db315bf6fdfd567bc1d8914bf303ccf1f76f12c959a7dad41610505a232edde73</originalsourceid><addsrcrecordid>eNotjMtOwzAQAC0eEmnhxo2LfyBh1xvbMbeovCpFQiLQa-XEdjAKTZWESvw9leA0l5lh7BohQwRzu6nqdSYAikzhCUsEFZAqI-iULUArIwkKys9YgqAoNUrpC7aYpk84FhJ0wu5K_jo039PMK3_wfVp_xDD7kd_7KXY7HoaRl87u53jwfDP0s-08r1vbx113yc6D7Sd_9c8le398eFs9p9XL03pVVmlELefUNYSyCSq44KTSTYuuMJg3gYDaNmDQKqBojTRWO-tyVAgSpBUkvHNe05Ld_H2j9367H-OXHX-2eX6UCOkX2vJHXw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A Robust Level-Shifter Design for Adaptive Voltage Scaling</title><source>IEEE Xplore All Conference Series</source><creator>Gupta, Ankur ; Chauhan, Rajat ; Menezes, Vinod ; Narang, Vikas ; Roopashree, H.M.</creator><creatorcontrib>Gupta, Ankur ; Chauhan, Rajat ; Menezes, Vinod ; Narang, Vikas ; Roopashree, H.M.</creatorcontrib><description>Voltage scaling is one of the knobs that is used today to control both static and the active power for SoCs. The SoC core supply voltage is scaled adaptively based on the performance needs. But it is also required to maintain the external electrical chip interface protocol, which may run at a different voltage level. The chip interfaces need to operate reliably under adaptively scaling core voltage and fixed 10 supply voltage. Within the 10 circuits, voltage level shifters are used to communicate between two voltage domains. This paper examines the performance of a conventional voltage level shifter and describes a novel high performance level shifter that is more robust under adapting voltage scaling.</description><identifier>ISSN: 1063-9667</identifier><identifier>ISBN: 0769530834</identifier><identifier>ISBN: 9780769530833</identifier><identifier>EISSN: 2380-6923</identifier><identifier>DOI: 10.1109/VLSI.2008.61</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuit simulation ; Delay ; Instruments ; Maintenance ; Mobile computing ; Processor scheduling ; Protocols ; Robustness ; Very large scale integration ; Voltage control</subject><ispartof>21st International Conference on VLSI Design (VLSID 2008), 2008, p.383-388</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4450531$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4450531$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Gupta, Ankur</creatorcontrib><creatorcontrib>Chauhan, Rajat</creatorcontrib><creatorcontrib>Menezes, Vinod</creatorcontrib><creatorcontrib>Narang, Vikas</creatorcontrib><creatorcontrib>Roopashree, H.M.</creatorcontrib><title>A Robust Level-Shifter Design for Adaptive Voltage Scaling</title><title>21st International Conference on VLSI Design (VLSID 2008)</title><addtitle>VLSID</addtitle><description>Voltage scaling is one of the knobs that is used today to control both static and the active power for SoCs. The SoC core supply voltage is scaled adaptively based on the performance needs. But it is also required to maintain the external electrical chip interface protocol, which may run at a different voltage level. The chip interfaces need to operate reliably under adaptively scaling core voltage and fixed 10 supply voltage. Within the 10 circuits, voltage level shifters are used to communicate between two voltage domains. This paper examines the performance of a conventional voltage level shifter and describes a novel high performance level shifter that is more robust under adapting voltage scaling.</description><subject>Circuit simulation</subject><subject>Delay</subject><subject>Instruments</subject><subject>Maintenance</subject><subject>Mobile computing</subject><subject>Processor scheduling</subject><subject>Protocols</subject><subject>Robustness</subject><subject>Very large scale integration</subject><subject>Voltage control</subject><issn>1063-9667</issn><issn>2380-6923</issn><isbn>0769530834</isbn><isbn>9780769530833</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotjMtOwzAQAC0eEmnhxo2LfyBh1xvbMbeovCpFQiLQa-XEdjAKTZWESvw9leA0l5lh7BohQwRzu6nqdSYAikzhCUsEFZAqI-iULUArIwkKys9YgqAoNUrpC7aYpk84FhJ0wu5K_jo039PMK3_wfVp_xDD7kd_7KXY7HoaRl87u53jwfDP0s-08r1vbx113yc6D7Sd_9c8le398eFs9p9XL03pVVmlELefUNYSyCSq44KTSTYuuMJg3gYDaNmDQKqBojTRWO-tyVAgSpBUkvHNe05Ld_H2j9367H-OXHX-2eX6UCOkX2vJHXw</recordid><startdate>200801</startdate><enddate>200801</enddate><creator>Gupta, Ankur</creator><creator>Chauhan, Rajat</creator><creator>Menezes, Vinod</creator><creator>Narang, Vikas</creator><creator>Roopashree, H.M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200801</creationdate><title>A Robust Level-Shifter Design for Adaptive Voltage Scaling</title><author>Gupta, Ankur ; Chauhan, Rajat ; Menezes, Vinod ; Narang, Vikas ; Roopashree, H.M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-db315bf6fdfd567bc1d8914bf303ccf1f76f12c959a7dad41610505a232edde73</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Circuit simulation</topic><topic>Delay</topic><topic>Instruments</topic><topic>Maintenance</topic><topic>Mobile computing</topic><topic>Processor scheduling</topic><topic>Protocols</topic><topic>Robustness</topic><topic>Very large scale integration</topic><topic>Voltage control</topic><toplevel>online_resources</toplevel><creatorcontrib>Gupta, Ankur</creatorcontrib><creatorcontrib>Chauhan, Rajat</creatorcontrib><creatorcontrib>Menezes, Vinod</creatorcontrib><creatorcontrib>Narang, Vikas</creatorcontrib><creatorcontrib>Roopashree, H.M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Gupta, Ankur</au><au>Chauhan, Rajat</au><au>Menezes, Vinod</au><au>Narang, Vikas</au><au>Roopashree, H.M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A Robust Level-Shifter Design for Adaptive Voltage Scaling</atitle><btitle>21st International Conference on VLSI Design (VLSID 2008)</btitle><stitle>VLSID</stitle><date>2008-01</date><risdate>2008</risdate><spage>383</spage><epage>388</epage><pages>383-388</pages><issn>1063-9667</issn><eissn>2380-6923</eissn><isbn>0769530834</isbn><isbn>9780769530833</isbn><abstract>Voltage scaling is one of the knobs that is used today to control both static and the active power for SoCs. The SoC core supply voltage is scaled adaptively based on the performance needs. But it is also required to maintain the external electrical chip interface protocol, which may run at a different voltage level. The chip interfaces need to operate reliably under adaptively scaling core voltage and fixed 10 supply voltage. Within the 10 circuits, voltage level shifters are used to communicate between two voltage domains. This paper examines the performance of a conventional voltage level shifter and describes a novel high performance level shifter that is more robust under adapting voltage scaling.</abstract><pub>IEEE</pub><doi>10.1109/VLSI.2008.61</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1063-9667 |
| ispartof | 21st International Conference on VLSI Design (VLSID 2008), 2008, p.383-388 |
| issn | 1063-9667 2380-6923 |
| language | eng |
| recordid | cdi_ieee_primary_4450531 |
| source | IEEE Xplore All Conference Series |
| subjects | Circuit simulation Delay Instruments Maintenance Mobile computing Processor scheduling Protocols Robustness Very large scale integration Voltage control |
| title | A Robust Level-Shifter Design for Adaptive Voltage Scaling |
| url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-30T20%3A34%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20Robust%20Level-Shifter%20Design%20for%20Adaptive%20Voltage%20Scaling&rft.btitle=21st%20International%20Conference%20on%20VLSI%20Design%20(VLSID%202008)&rft.au=Gupta,%20Ankur&rft.date=2008-01&rft.spage=383&rft.epage=388&rft.pages=383-388&rft.issn=1063-9667&rft.eissn=2380-6923&rft.isbn=0769530834&rft.isbn_list=9780769530833&rft_id=info:doi/10.1109/VLSI.2008.61&rft_dat=%3Cieee_CHZPO%3E4450531%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-db315bf6fdfd567bc1d8914bf303ccf1f76f12c959a7dad41610505a232edde73%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4450531&rfr_iscdi=true |