Partially Redundant Logic Detection Using Symbolic Equivalence Checking in Reversible and Irreversible Logic Circuits

This paper investigates partially redundant logic detection and gate modification coverage in both reversible and irreversible (classical) logic circuits. Our methodology is to repeatedly compare a benchmark circuit with a modified copy of itself using an equivalence checker. We have found many inst...

Full description

Saved in:
Bibliographic Details
Main Authors: Feinstein, D.Y., Thornton, M.A., Miller, D.M.
Format: Conference Proceeding
Language:English
Subjects:
Automatic logic units
Circuit simulation
Circuit synthesis
Circuit testing
Computer science
Logic circuits
Logic design
Logic gates
Logic testing
Redundancy
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper investigates partially redundant logic detection and gate modification coverage in both reversible and irreversible (classical) logic circuits. Our methodology is to repeatedly compare a benchmark circuit with a modified copy of itself using an equivalence checker. We have found many instances in the irreversible logic ISCAS85 benchmarks where single gate replacements were not detected, indicating no change in functionality after gate replacement. In contrast, we demonstrate that the Maslov reversible and quantum logic benchmarks exhibit very high gate modification fault coverage, in line with the expectation that reversible circuits, which implement bijective functions, have maximal information content.
ISSN:1530-1591
1558-1101
DOI:10.1109/DATE.2008.4484932