Next generation Intel® micro-architecture (Nehalem) clocking architecture

This paper describes the next generation Intel reg micro-architecture (Nehalem) 45 nm IA processorpsilas core and I/O clocking architecture. Among the highlights are: configurable clocking, fastlock low-skew PLLs, high reference clock frequencies, analog supply tracking system, adaptive frequency cl...

Full description

Saved in:
Bibliographic Details
Main Authors: Kurd, N., Douglas, J., Mosalikanti, P., Kumar, R.
Format: Conference Proceeding
Language:English
Subjects:
Clocks
DLL
Frequency modulation
Integrated circuit interconnections
Intel® QuickPath
interconnect
Jitter
memory controller
Phase locked loops
PLL
Synchronization
Time frequency analysis
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper describes the next generation Intel reg micro-architecture (Nehalem) 45 nm IA processorpsilas core and I/O clocking architecture. Among the highlights are: configurable clocking, fastlock low-skew PLLs, high reference clock frequencies, analog supply tracking system, adaptive frequency clocking, low jitter Intel reg QuickPath interconnect and Intel reg QuickPath memory controller clock generation, and jitter-attenuating DLLs.
ISSN:2158-5601
2158-5636
DOI:10.1109/VLSIC.2008.4585952