Loading…

Register binding guided by the size of variables

An important problem is how to carry out register binding such that any register has to be bound to a set of variables such that the difference between their sizes is as small as possible. For the case of hardware implementations, satisfying this latter constraint will allow to reduce the complexity...

Full description

Saved in:
Bibliographic Details
Main Authors: Chabini, N., Wolf, W.
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 594
container_issue
container_start_page 587
container_title
container_volume
creator Chabini, N.
Wolf, W.
description An important problem is how to carry out register binding such that any register has to be bound to a set of variables such that the difference between their sizes is as small as possible. For the case of hardware implementations, satisfying this latter constraint will allow to reduce the complexity of the clock generation tree, and saving area occupied by the registers which is very important for the case of system-on-chip and some embedded systems. When registers are already built, satisfying this latter constraint would allow reducing power consumption due to useless switching activities that will happen into any register that is bound to variables with different sizes. Assuming that the size in bits of any variable is known, we propose in this paper exact algorithms to optimally solve this problem for the case of acyclic graphs. An extended version of this problem is how to solve it while controlling the number of variables to be assigned to a same register. We also propose exact algorithms to optimally solve this latter version of the problem. Experimental results are provided. We also test the impact of the proposed approach in the case of a hardware implementation using the design analyzer tool from Synopsys Inc.. Obtained results have shown that both area and power consumption have been reduced.
doi_str_mv 10.1109/ICCD.2007.4601957
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4601957</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4601957</ieee_id><sourcerecordid>4601957</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-518f9d52212d84b0388ef730d535b4f91874deb225b454c73b9d179e2d6af1b03</originalsourceid><addsrcrecordid>eNpVj81KAzEUheMfONY-gLjJC8z03vxnKWO1hYIg3ZeJuRkjtcpkFOrTW7AbV4fDd_jgMHaD0CCCny3b9r4RALZRBtBre8Km3jpUQikU2tlTVgltTW28N2f_mIVzViEYWRsF6pJdlfIGAE6irRg8U5_LSAMPeRfzruf9V44Uedjz8ZV4yT_EPxL_7obchS2Va3aRum2h6TEnbP0wX7eLevX0uGzvVnX2MNYaXfJRC4EiOhVAOkfJSoha6qCSR2dVpCDEoWn1YmXwEa0nEU2X8LCfsNs_bSaizeeQ37thvzl-l7_NQUcB</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Register binding guided by the size of variables</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Chabini, N. ; Wolf, W.</creator><creatorcontrib>Chabini, N. ; Wolf, W.</creatorcontrib><description>An important problem is how to carry out register binding such that any register has to be bound to a set of variables such that the difference between their sizes is as small as possible. For the case of hardware implementations, satisfying this latter constraint will allow to reduce the complexity of the clock generation tree, and saving area occupied by the registers which is very important for the case of system-on-chip and some embedded systems. When registers are already built, satisfying this latter constraint would allow reducing power consumption due to useless switching activities that will happen into any register that is bound to variables with different sizes. Assuming that the size in bits of any variable is known, we propose in this paper exact algorithms to optimally solve this problem for the case of acyclic graphs. An extended version of this problem is how to solve it while controlling the number of variables to be assigned to a same register. We also propose exact algorithms to optimally solve this latter version of the problem. Experimental results are provided. We also test the impact of the proposed approach in the case of a hardware implementation using the design analyzer tool from Synopsys Inc.. Obtained results have shown that both area and power consumption have been reduced.</description><identifier>ISSN: 1063-6404</identifier><identifier>ISBN: 9781424412570</identifier><identifier>ISBN: 1424412579</identifier><identifier>EISSN: 2576-6996</identifier><identifier>EISBN: 9781424412587</identifier><identifier>EISBN: 1424412587</identifier><identifier>DOI: 10.1109/ICCD.2007.4601957</identifier><language>eng</language><publisher>IEEE</publisher><subject>Artificial neural networks ; Hardware ; Multiplexing ; Optimization ; Power dissipation ; Registers ; Switches</subject><ispartof>2007 25th International Conference on Computer Design, 2007, p.587-594</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4601957$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4601957$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chabini, N.</creatorcontrib><creatorcontrib>Wolf, W.</creatorcontrib><title>Register binding guided by the size of variables</title><title>2007 25th International Conference on Computer Design</title><addtitle>ICCD</addtitle><description>An important problem is how to carry out register binding such that any register has to be bound to a set of variables such that the difference between their sizes is as small as possible. For the case of hardware implementations, satisfying this latter constraint will allow to reduce the complexity of the clock generation tree, and saving area occupied by the registers which is very important for the case of system-on-chip and some embedded systems. When registers are already built, satisfying this latter constraint would allow reducing power consumption due to useless switching activities that will happen into any register that is bound to variables with different sizes. Assuming that the size in bits of any variable is known, we propose in this paper exact algorithms to optimally solve this problem for the case of acyclic graphs. An extended version of this problem is how to solve it while controlling the number of variables to be assigned to a same register. We also propose exact algorithms to optimally solve this latter version of the problem. Experimental results are provided. We also test the impact of the proposed approach in the case of a hardware implementation using the design analyzer tool from Synopsys Inc.. Obtained results have shown that both area and power consumption have been reduced.</description><subject>Artificial neural networks</subject><subject>Hardware</subject><subject>Multiplexing</subject><subject>Optimization</subject><subject>Power dissipation</subject><subject>Registers</subject><subject>Switches</subject><issn>1063-6404</issn><issn>2576-6996</issn><isbn>9781424412570</isbn><isbn>1424412579</isbn><isbn>9781424412587</isbn><isbn>1424412587</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpVj81KAzEUheMfONY-gLjJC8z03vxnKWO1hYIg3ZeJuRkjtcpkFOrTW7AbV4fDd_jgMHaD0CCCny3b9r4RALZRBtBre8Km3jpUQikU2tlTVgltTW28N2f_mIVzViEYWRsF6pJdlfIGAE6irRg8U5_LSAMPeRfzruf9V44Uedjz8ZV4yT_EPxL_7obchS2Va3aRum2h6TEnbP0wX7eLevX0uGzvVnX2MNYaXfJRC4EiOhVAOkfJSoha6qCSR2dVpCDEoWn1YmXwEa0nEU2X8LCfsNs_bSaizeeQ37thvzl-l7_NQUcB</recordid><startdate>200710</startdate><enddate>200710</enddate><creator>Chabini, N.</creator><creator>Wolf, W.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>200710</creationdate><title>Register binding guided by the size of variables</title><author>Chabini, N. ; Wolf, W.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-518f9d52212d84b0388ef730d535b4f91874deb225b454c73b9d179e2d6af1b03</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Artificial neural networks</topic><topic>Hardware</topic><topic>Multiplexing</topic><topic>Optimization</topic><topic>Power dissipation</topic><topic>Registers</topic><topic>Switches</topic><toplevel>online_resources</toplevel><creatorcontrib>Chabini, N.</creatorcontrib><creatorcontrib>Wolf, W.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chabini, N.</au><au>Wolf, W.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Register binding guided by the size of variables</atitle><btitle>2007 25th International Conference on Computer Design</btitle><stitle>ICCD</stitle><date>2007-10</date><risdate>2007</risdate><spage>587</spage><epage>594</epage><pages>587-594</pages><issn>1063-6404</issn><eissn>2576-6996</eissn><isbn>9781424412570</isbn><isbn>1424412579</isbn><eisbn>9781424412587</eisbn><eisbn>1424412587</eisbn><abstract>An important problem is how to carry out register binding such that any register has to be bound to a set of variables such that the difference between their sizes is as small as possible. For the case of hardware implementations, satisfying this latter constraint will allow to reduce the complexity of the clock generation tree, and saving area occupied by the registers which is very important for the case of system-on-chip and some embedded systems. When registers are already built, satisfying this latter constraint would allow reducing power consumption due to useless switching activities that will happen into any register that is bound to variables with different sizes. Assuming that the size in bits of any variable is known, we propose in this paper exact algorithms to optimally solve this problem for the case of acyclic graphs. An extended version of this problem is how to solve it while controlling the number of variables to be assigned to a same register. We also propose exact algorithms to optimally solve this latter version of the problem. Experimental results are provided. We also test the impact of the proposed approach in the case of a hardware implementation using the design analyzer tool from Synopsys Inc.. Obtained results have shown that both area and power consumption have been reduced.</abstract><pub>IEEE</pub><doi>10.1109/ICCD.2007.4601957</doi><tpages>8</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1063-6404
ispartof 2007 25th International Conference on Computer Design, 2007, p.587-594
issn 1063-6404
2576-6996
language eng
recordid cdi_ieee_primary_4601957
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Artificial neural networks
Hardware
Multiplexing
Optimization
Power dissipation
Registers
Switches
title Register binding guided by the size of variables
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T07%3A13%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Register%20binding%20guided%20by%20the%20size%20of%20variables&rft.btitle=2007%2025th%20International%20Conference%20on%20Computer%20Design&rft.au=Chabini,%20N.&rft.date=2007-10&rft.spage=587&rft.epage=594&rft.pages=587-594&rft.issn=1063-6404&rft.eissn=2576-6996&rft.isbn=9781424412570&rft.isbn_list=1424412579&rft_id=info:doi/10.1109/ICCD.2007.4601957&rft.eisbn=9781424412587&rft.eisbn_list=1424412587&rft_dat=%3Cieee_6IE%3E4601957%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-518f9d52212d84b0388ef730d535b4f91874deb225b454c73b9d179e2d6af1b03%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4601957&rfr_iscdi=true