A 60-GHz 0.13- \mu} CMOS Divide-by-Three Frequency Divider

This paper presents the design and analysis of a 60-GHz 0.13-mum CMOS divide-by-three frequency divider (FD). The regenerative injection-locked technique is proposed to achieve divide-by-three function at millimeter-wave frequency. The novel level shifter is used to increase the overdrive voltage of...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on microwave theory and techniques 2008-11, Vol.56 (11), p.2409-2415
Main Authors: Tang-Nian Luo, Shuen-Yin Bai, Chen, Y.-J.E.
Format: Article
Language:English
Subjects:
60 GHz
CMOS
CMOS image sensors
divide-by-three
Frequency conversion
frequency divider (FD)
Frequency measurement
millimeter wave
Millimeter wave technology
Noise measurement
Phase measurement
Silicon
Switches
Testing
Voltage
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents the design and analysis of a 60-GHz 0.13-mum CMOS divide-by-three frequency divider (FD). The regenerative injection-locked technique is proposed to achieve divide-by-three function at millimeter-wave frequency. The novel level shifter is used to increase the overdrive voltage of the input switch of the loop divider such that the divider locking range and input sensitivity can be enhanced. The CMOS divide-by-three FD including the testing pads occupies the silicon area of 0.99 mm × 0.69 mm. Operated at 1.3 V, the CMOS divider consumes 13 mW of power. The measured locking range is 1.8 GHz around the input frequency of 59 GHz, and the phase noise of the output signal at 1-MHz offset is -131.36 dBc/Hz.
ISSN:0018-9480
1557-9670
DOI:10.1109/TMTT.2008.2004895