Verilog-A modeling of BJT NQS excess phase

This paper presents a novel Verilog-A model that implements an idealized frequency dependent phase shift (excess-phase) in the small-signal transconductance but, unlike previous approaches, introduces no magnitude dependence. It has been claimed that Verilog-A cannot model BJT NQS behavior when the...

Full description

Saved in:
Bibliographic Details
Main Authors: McAndrew, C.C., Huszka, Z., Coram, G.
Format: Conference Proceeding
Language:English
Subjects:
Analytical models
Computational modeling
Delay
Hardware design languages
Harmonic analysis
Integrated circuit modeling
Numerical models
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 76
container_issue
container_start_page 73
container_title
container_volume
creator McAndrew, C.C.
Huszka, Z.
Coram, G.
description This paper presents a novel Verilog-A model that implements an idealized frequency dependent phase shift (excess-phase) in the small-signal transconductance but, unlike previous approaches, introduces no magnitude dependence. It has been claimed that Verilog-A cannot model BJT NQS behavior when the delay time depends on bias. We also introduce a new Verilog-A model that provides a correct implementation of bias dependent NQS effects for BJTs.
doi_str_mv 10.1109/BIPOL.2008.4662715
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_4662715</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4662715</ieee_id><sourcerecordid>4662715</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-77be76c2cc4936e15373506977aade8ab04fcd0b24022ef4efcfdc5cd3911ec93</originalsourceid><addsrcrecordid>eNo1j8tKw0AUQMcXmNb-gG6yFibeufNetsVHJVjFKu7KZHJTI6kpGRf69y6sq7M4cOAwdi6gEAL81WzxuCwLBHCFMgat0AdsJBQqhRaNOWQZSuu49vB2xCbeun-n5THLBDjHPXp_ykYpfQAgoHUZu3yloe36DZ_m276mrv3c5H2Tz-5X-cPTc07fkVLKd-8h0Rk7aUKXaLLnmL3cXK_md7xc3i7m05K3wuovbm1F1kSMUXlpSGhppQbjrQ2hJhcqUE2soUIFiNQoamJTRx1r6YWg6OWYXfx1WyJa74Z2G4af9f5Z_gKdF0Uk</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Verilog-A modeling of BJT NQS excess phase</title><source>IEEE Xplore All Conference Series</source><creator>McAndrew, C.C. ; Huszka, Z. ; Coram, G.</creator><creatorcontrib>McAndrew, C.C. ; Huszka, Z. ; Coram, G.</creatorcontrib><description>This paper presents a novel Verilog-A model that implements an idealized frequency dependent phase shift (excess-phase) in the small-signal transconductance but, unlike previous approaches, introduces no magnitude dependence. It has been claimed that Verilog-A cannot model BJT NQS behavior when the delay time depends on bias. We also introduce a new Verilog-A model that provides a correct implementation of bias dependent NQS effects for BJTs.</description><identifier>ISSN: 1088-9299</identifier><identifier>ISBN: 9781424427253</identifier><identifier>ISBN: 1424427258</identifier><identifier>EISSN: 2378-590X</identifier><identifier>EISBN: 1424427266</identifier><identifier>EISBN: 9781424427260</identifier><identifier>DOI: 10.1109/BIPOL.2008.4662715</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analytical models ; Computational modeling ; Delay ; Hardware design languages ; Harmonic analysis ; Integrated circuit modeling ; Numerical models</subject><ispartof>2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting, 2008, p.73-76</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4662715$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,27923,54553,54918,54930</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4662715$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>McAndrew, C.C.</creatorcontrib><creatorcontrib>Huszka, Z.</creatorcontrib><creatorcontrib>Coram, G.</creatorcontrib><title>Verilog-A modeling of BJT NQS excess phase</title><title>2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting</title><addtitle>BIPOL</addtitle><description>This paper presents a novel Verilog-A model that implements an idealized frequency dependent phase shift (excess-phase) in the small-signal transconductance but, unlike previous approaches, introduces no magnitude dependence. It has been claimed that Verilog-A cannot model BJT NQS behavior when the delay time depends on bias. We also introduce a new Verilog-A model that provides a correct implementation of bias dependent NQS effects for BJTs.</description><subject>Analytical models</subject><subject>Computational modeling</subject><subject>Delay</subject><subject>Hardware design languages</subject><subject>Harmonic analysis</subject><subject>Integrated circuit modeling</subject><subject>Numerical models</subject><issn>1088-9299</issn><issn>2378-590X</issn><isbn>9781424427253</isbn><isbn>1424427258</isbn><isbn>1424427266</isbn><isbn>9781424427260</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1j8tKw0AUQMcXmNb-gG6yFibeufNetsVHJVjFKu7KZHJTI6kpGRf69y6sq7M4cOAwdi6gEAL81WzxuCwLBHCFMgat0AdsJBQqhRaNOWQZSuu49vB2xCbeun-n5THLBDjHPXp_ykYpfQAgoHUZu3yloe36DZ_m276mrv3c5H2Tz-5X-cPTc07fkVLKd-8h0Rk7aUKXaLLnmL3cXK_md7xc3i7m05K3wuovbm1F1kSMUXlpSGhppQbjrQ2hJhcqUE2soUIFiNQoamJTRx1r6YWg6OWYXfx1WyJa74Z2G4af9f5Z_gKdF0Uk</recordid><startdate>200810</startdate><enddate>200810</enddate><creator>McAndrew, C.C.</creator><creator>Huszka, Z.</creator><creator>Coram, G.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>200810</creationdate><title>Verilog-A modeling of BJT NQS excess phase</title><author>McAndrew, C.C. ; Huszka, Z. ; Coram, G.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-77be76c2cc4936e15373506977aade8ab04fcd0b24022ef4efcfdc5cd3911ec93</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Analytical models</topic><topic>Computational modeling</topic><topic>Delay</topic><topic>Hardware design languages</topic><topic>Harmonic analysis</topic><topic>Integrated circuit modeling</topic><topic>Numerical models</topic><toplevel>online_resources</toplevel><creatorcontrib>McAndrew, C.C.</creatorcontrib><creatorcontrib>Huszka, Z.</creatorcontrib><creatorcontrib>Coram, G.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>McAndrew, C.C.</au><au>Huszka, Z.</au><au>Coram, G.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Verilog-A modeling of BJT NQS excess phase</atitle><btitle>2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting</btitle><stitle>BIPOL</stitle><date>2008-10</date><risdate>2008</risdate><spage>73</spage><epage>76</epage><pages>73-76</pages><issn>1088-9299</issn><eissn>2378-590X</eissn><isbn>9781424427253</isbn><isbn>1424427258</isbn><eisbn>1424427266</eisbn><eisbn>9781424427260</eisbn><abstract>This paper presents a novel Verilog-A model that implements an idealized frequency dependent phase shift (excess-phase) in the small-signal transconductance but, unlike previous approaches, introduces no magnitude dependence. It has been claimed that Verilog-A cannot model BJT NQS behavior when the delay time depends on bias. We also introduce a new Verilog-A model that provides a correct implementation of bias dependent NQS effects for BJTs.</abstract><pub>IEEE</pub><doi>10.1109/BIPOL.2008.4662715</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1088-9299
ispartof 2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting, 2008, p.73-76
issn 1088-9299
2378-590X
language eng
recordid cdi_ieee_primary_4662715
source IEEE Xplore All Conference Series
subjects Analytical models
Computational modeling
Delay
Hardware design languages
Harmonic analysis
Integrated circuit modeling
Numerical models
title Verilog-A modeling of BJT NQS excess phase
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T01%3A24%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Verilog-A%20modeling%20of%20BJT%20NQS%20excess%20phase&rft.btitle=2008%20IEEE%20Bipolar/BiCMOS%20Circuits%20and%20Technology%20Meeting&rft.au=McAndrew,%20C.C.&rft.date=2008-10&rft.spage=73&rft.epage=76&rft.pages=73-76&rft.issn=1088-9299&rft.eissn=2378-590X&rft.isbn=9781424427253&rft.isbn_list=1424427258&rft_id=info:doi/10.1109/BIPOL.2008.4662715&rft.eisbn=1424427266&rft.eisbn_list=9781424427260&rft_dat=%3Cieee_CHZPO%3E4662715%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-77be76c2cc4936e15373506977aade8ab04fcd0b24022ef4efcfdc5cd3911ec93%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4662715&rfr_iscdi=true