SoC-level fault injection methodology in SystemC design platform

Intelligent systems, such as intelligent car driving system or intelligent robot, require a stringent reliability while the systems are in operation. As system-on-chip (SoC) becomes prevalent in the intelligent system applications, the reliability issue of SoC is getting more attention in the design...

Full description

Saved in:
Bibliographic Details
Main Authors: Yung-Yuan Chen, Yi-Chiang Wang, Jian-Min Peng
Format: Conference Proceeding
Language:English
Subjects:
Computer science
Design methodology
Fabrication
Failure analysis
FMEA
Intelligent robots
Intelligent systems
reliability
Robustness
system bus fault injection
System buses
System-on-a-chip
system-on-chip
SystemC
Textile industry
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Intelligent systems, such as intelligent car driving system or intelligent robot, require a stringent reliability while the systems are in operation. As system-on-chip (SoC) becomes prevalent in the intelligent system applications, the reliability issue of SoC is getting more attention in the design industry while the SoC fabrication enters the very deep submicron technology. In this study, we present a new approach of system bus fault injection in SystemC design platform, which can be used to assist us in performing the failure mode and effects analysis (FMEA) procedure during the SoC design phase. We demonstrate the feasibility of the proposed fault injection mechanism with an experimental ARM-based system.
DOI:10.1109/ASC-ICSC.2008.4675446