Flexible low-complexity decoding architecture for QC-LDPC codes

A novel flexible decoding architecture for quasi-cyclic (QC) low-density parity-check (LDPC) code is proposed in this paper to reduce decoding complexity. The novelty of this architecture lies in a new time-sharing scheme of processing units, which provides low complexity and flexible serial factor...

Full description

Saved in:
Bibliographic Details
Main Authors: Nan Jiang, Kewu Peng, Zhixing Yang
Format: Conference Proceeding
Language:English
Subjects:
Communication standards
Computer architecture
Digital communication
Hardware
Iterative decoding
Laboratories
Parity check codes
Throughput
Time sharing computer systems
TV broadcasting
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 1320
container_issue
container_start_page 1316
container_title
container_volume
creator Nan Jiang
Kewu Peng
Zhixing Yang
description A novel flexible decoding architecture for quasi-cyclic (QC) low-density parity-check (LDPC) code is proposed in this paper to reduce decoding complexity. The novelty of this architecture lies in a new time-sharing scheme of processing units, which provides low complexity and flexible serial factor of decoding hardware. Without loss of coding performance, the architecture requires significantly less processing units compared with known semi-parallel decoders at the expense of throughput decrease, while keeping memory requirement unchanged. As demonstrated by hardware and software implementation results, the proposed architecture is advisable and competent for wireless mobile systems and portable devices.
doi_str_mv 10.1109/ICCS.2008.4737396
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4737396</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4737396</ieee_id><sourcerecordid>4737396</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-a4f0cf8131a5f0589f852d90ac2d2103206107acbd363c5e18a633cdc44e1ad73</originalsourceid><addsrcrecordid>eNpFT9tKw0AUXJGCtvYDxJf9gcRz9uwmmyeR1WohoKI-l-1edCU1JYlo_94UCw4DwzDDwDB2jpAjQnW5NOY5FwA6lyWVVBVHbIpSyJFCwvG_ITFh032xApJSn7B533_ACKlIY3HKrhZN-EnrJvCm_c5cu9nu_bDjPrjWp883bjv3nobghq8u8Nh2_Mlk9c2j4WMe-jM2ibbpw_ygM_a6uH0x91n9cLc013WWsFRDZmUEFzUSWhVB6SpqJXwF1gkvEEhAgVBat_ZUkFMBtS2InHdSBrS-pBm7-NtNIYTVtksb2-1Wh_f0C6VWSrQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Flexible low-complexity decoding architecture for QC-LDPC codes</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Nan Jiang ; Kewu Peng ; Zhixing Yang</creator><creatorcontrib>Nan Jiang ; Kewu Peng ; Zhixing Yang</creatorcontrib><description>A novel flexible decoding architecture for quasi-cyclic (QC) low-density parity-check (LDPC) code is proposed in this paper to reduce decoding complexity. The novelty of this architecture lies in a new time-sharing scheme of processing units, which provides low complexity and flexible serial factor of decoding hardware. Without loss of coding performance, the architecture requires significantly less processing units compared with known semi-parallel decoders at the expense of throughput decrease, while keeping memory requirement unchanged. As demonstrated by hardware and software implementation results, the proposed architecture is advisable and competent for wireless mobile systems and portable devices.</description><identifier>ISBN: 1424424232</identifier><identifier>ISBN: 9781424424238</identifier><identifier>EISBN: 1424424240</identifier><identifier>EISBN: 9781424424245</identifier><identifier>DOI: 10.1109/ICCS.2008.4737396</identifier><identifier>LCCN: 2008903448</identifier><language>eng</language><publisher>IEEE</publisher><subject>Communication standards ; Computer architecture ; Digital communication ; Hardware ; Iterative decoding ; Laboratories ; Parity check codes ; Throughput ; Time sharing computer systems ; TV broadcasting</subject><ispartof>2008 11th IEEE Singapore International Conference on Communication Systems, 2008, p.1316-1320</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4737396$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4737396$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Nan Jiang</creatorcontrib><creatorcontrib>Kewu Peng</creatorcontrib><creatorcontrib>Zhixing Yang</creatorcontrib><title>Flexible low-complexity decoding architecture for QC-LDPC codes</title><title>2008 11th IEEE Singapore International Conference on Communication Systems</title><addtitle>ICCS</addtitle><description>A novel flexible decoding architecture for quasi-cyclic (QC) low-density parity-check (LDPC) code is proposed in this paper to reduce decoding complexity. The novelty of this architecture lies in a new time-sharing scheme of processing units, which provides low complexity and flexible serial factor of decoding hardware. Without loss of coding performance, the architecture requires significantly less processing units compared with known semi-parallel decoders at the expense of throughput decrease, while keeping memory requirement unchanged. As demonstrated by hardware and software implementation results, the proposed architecture is advisable and competent for wireless mobile systems and portable devices.</description><subject>Communication standards</subject><subject>Computer architecture</subject><subject>Digital communication</subject><subject>Hardware</subject><subject>Iterative decoding</subject><subject>Laboratories</subject><subject>Parity check codes</subject><subject>Throughput</subject><subject>Time sharing computer systems</subject><subject>TV broadcasting</subject><isbn>1424424232</isbn><isbn>9781424424238</isbn><isbn>1424424240</isbn><isbn>9781424424245</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpFT9tKw0AUXJGCtvYDxJf9gcRz9uwmmyeR1WohoKI-l-1edCU1JYlo_94UCw4DwzDDwDB2jpAjQnW5NOY5FwA6lyWVVBVHbIpSyJFCwvG_ITFh032xApJSn7B533_ACKlIY3HKrhZN-EnrJvCm_c5cu9nu_bDjPrjWp883bjv3nobghq8u8Nh2_Mlk9c2j4WMe-jM2ibbpw_ygM_a6uH0x91n9cLc013WWsFRDZmUEFzUSWhVB6SpqJXwF1gkvEEhAgVBat_ZUkFMBtS2InHdSBrS-pBm7-NtNIYTVtksb2-1Wh_f0C6VWSrQ</recordid><startdate>200811</startdate><enddate>200811</enddate><creator>Nan Jiang</creator><creator>Kewu Peng</creator><creator>Zhixing Yang</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200811</creationdate><title>Flexible low-complexity decoding architecture for QC-LDPC codes</title><author>Nan Jiang ; Kewu Peng ; Zhixing Yang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-a4f0cf8131a5f0589f852d90ac2d2103206107acbd363c5e18a633cdc44e1ad73</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Communication standards</topic><topic>Computer architecture</topic><topic>Digital communication</topic><topic>Hardware</topic><topic>Iterative decoding</topic><topic>Laboratories</topic><topic>Parity check codes</topic><topic>Throughput</topic><topic>Time sharing computer systems</topic><topic>TV broadcasting</topic><toplevel>online_resources</toplevel><creatorcontrib>Nan Jiang</creatorcontrib><creatorcontrib>Kewu Peng</creatorcontrib><creatorcontrib>Zhixing Yang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library Online</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Nan Jiang</au><au>Kewu Peng</au><au>Zhixing Yang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Flexible low-complexity decoding architecture for QC-LDPC codes</atitle><btitle>2008 11th IEEE Singapore International Conference on Communication Systems</btitle><stitle>ICCS</stitle><date>2008-11</date><risdate>2008</risdate><spage>1316</spage><epage>1320</epage><pages>1316-1320</pages><isbn>1424424232</isbn><isbn>9781424424238</isbn><eisbn>1424424240</eisbn><eisbn>9781424424245</eisbn><abstract>A novel flexible decoding architecture for quasi-cyclic (QC) low-density parity-check (LDPC) code is proposed in this paper to reduce decoding complexity. The novelty of this architecture lies in a new time-sharing scheme of processing units, which provides low complexity and flexible serial factor of decoding hardware. Without loss of coding performance, the architecture requires significantly less processing units compared with known semi-parallel decoders at the expense of throughput decrease, while keeping memory requirement unchanged. As demonstrated by hardware and software implementation results, the proposed architecture is advisable and competent for wireless mobile systems and portable devices.</abstract><pub>IEEE</pub><doi>10.1109/ICCS.2008.4737396</doi><tpages>5</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 1424424232
ispartof 2008 11th IEEE Singapore International Conference on Communication Systems, 2008, p.1316-1320
issn
language eng
recordid cdi_ieee_primary_4737396
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Communication standards
Computer architecture
Digital communication
Hardware
Iterative decoding
Laboratories
Parity check codes
Throughput
Time sharing computer systems
TV broadcasting
title Flexible low-complexity decoding architecture for QC-LDPC codes
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T21%3A54%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Flexible%20low-complexity%20decoding%20architecture%20for%20QC-LDPC%20codes&rft.btitle=2008%2011th%20IEEE%20Singapore%20International%20Conference%20on%20Communication%20Systems&rft.au=Nan%20Jiang&rft.date=2008-11&rft.spage=1316&rft.epage=1320&rft.pages=1316-1320&rft.isbn=1424424232&rft.isbn_list=9781424424238&rft_id=info:doi/10.1109/ICCS.2008.4737396&rft.eisbn=1424424240&rft.eisbn_list=9781424424245&rft_dat=%3Cieee_6IE%3E4737396%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-a4f0cf8131a5f0589f852d90ac2d2103206107acbd363c5e18a633cdc44e1ad73%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4737396&rfr_iscdi=true