Application Specific Instruction set processor specialized for block motion estimation

This paper presents a novel application specific instruction set processor specialized for block motion estimation. The proposed architecture includes an efficient register file system in terms of data reuse and parallel processing. Performances and area costs are presented for different levels of p...

Full description

Saved in:
Bibliographic Details
Main Authors: Daigneault, M.-A., Langlois, J.M.P., David, J.P.
Format: Conference Proceeding
Language:English
Subjects:
Acceleration
Application specific processors
Bandwidth
Computer architecture
Field programmable gate arrays
Hardware
Motion estimation
Parallel processing
Registers
Systolic arrays
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 271
container_issue
container_start_page 266
container_title
container_volume
creator Daigneault, M.-A.
Langlois, J.M.P.
David, J.P.
description This paper presents a novel application specific instruction set processor specialized for block motion estimation. The proposed architecture includes an efficient register file system in terms of data reuse and parallel processing. Performances and area costs are presented for different levels of parallelism and register file dimensions. Various FPGA implementations of the architecture are further studied in order to present the most important factors affecting performance and hardware resource utilization. The proposed instruction extension block architecture enables acceleration by 3 orders of magnitude for full-search block matching algorithms.
doi_str_mv 10.1109/ICCD.2008.4751872
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4751872</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4751872</ieee_id><sourcerecordid>4751872</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-2c7c9b82271d563f05853296337cec6288f604d66dec355f3021e004fa1d0c303</originalsourceid><addsrcrecordid>eNpVkMtOwzAQRc1LIpR-AGLjH0gYv8b2sgqvSJVY8NhWqWNLhrSJ4rCAryeEblhdzczRGekScsWgYAzsTVWWtwUHMIXUihnNj8jSasMkl5KjMvKYZFxpzNFaPPl30_qUZAxQ5ChBnpOLlN5hMgmmM_K26vs2unqM3Z4-997FEB2t9mkcPt28TH6k_dA5n1I30PSL1G389g0N07xtO_dBd92M-jTG3ay6JGehbpNfHnJBXu_vXsrHfP30UJWrdR6ZVmPOnXZ2azjXrFEoAiijBLcohHbeITcmIMgGsfFOKBUEcOYBZKhZA06AWJDrP2_03m_6YXo_fG0OFYkfvBFWYg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Application Specific Instruction set processor specialized for block motion estimation</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Daigneault, M.-A. ; Langlois, J.M.P. ; David, J.P.</creator><creatorcontrib>Daigneault, M.-A. ; Langlois, J.M.P. ; David, J.P.</creatorcontrib><description>This paper presents a novel application specific instruction set processor specialized for block motion estimation. The proposed architecture includes an efficient register file system in terms of data reuse and parallel processing. Performances and area costs are presented for different levels of parallelism and register file dimensions. Various FPGA implementations of the architecture are further studied in order to present the most important factors affecting performance and hardware resource utilization. The proposed instruction extension block architecture enables acceleration by 3 orders of magnitude for full-search block matching algorithms.</description><identifier>ISSN: 1063-6404</identifier><identifier>ISBN: 9781424426577</identifier><identifier>ISBN: 142442657X</identifier><identifier>EISSN: 2576-6996</identifier><identifier>EISBN: 9781424426584</identifier><identifier>EISBN: 1424426588</identifier><identifier>DOI: 10.1109/ICCD.2008.4751872</identifier><language>eng</language><publisher>IEEE</publisher><subject>Acceleration ; Application specific processors ; Bandwidth ; Computer architecture ; Field programmable gate arrays ; Hardware ; Motion estimation ; Parallel processing ; Registers ; Systolic arrays</subject><ispartof>2008 IEEE International Conference on Computer Design, 2008, p.266-271</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4751872$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,27924,54554,54919,54931</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4751872$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Daigneault, M.-A.</creatorcontrib><creatorcontrib>Langlois, J.M.P.</creatorcontrib><creatorcontrib>David, J.P.</creatorcontrib><title>Application Specific Instruction set processor specialized for block motion estimation</title><title>2008 IEEE International Conference on Computer Design</title><addtitle>ICCD</addtitle><description>This paper presents a novel application specific instruction set processor specialized for block motion estimation. The proposed architecture includes an efficient register file system in terms of data reuse and parallel processing. Performances and area costs are presented for different levels of parallelism and register file dimensions. Various FPGA implementations of the architecture are further studied in order to present the most important factors affecting performance and hardware resource utilization. The proposed instruction extension block architecture enables acceleration by 3 orders of magnitude for full-search block matching algorithms.</description><subject>Acceleration</subject><subject>Application specific processors</subject><subject>Bandwidth</subject><subject>Computer architecture</subject><subject>Field programmable gate arrays</subject><subject>Hardware</subject><subject>Motion estimation</subject><subject>Parallel processing</subject><subject>Registers</subject><subject>Systolic arrays</subject><issn>1063-6404</issn><issn>2576-6996</issn><isbn>9781424426577</isbn><isbn>142442657X</isbn><isbn>9781424426584</isbn><isbn>1424426588</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpVkMtOwzAQRc1LIpR-AGLjH0gYv8b2sgqvSJVY8NhWqWNLhrSJ4rCAryeEblhdzczRGekScsWgYAzsTVWWtwUHMIXUihnNj8jSasMkl5KjMvKYZFxpzNFaPPl30_qUZAxQ5ChBnpOLlN5hMgmmM_K26vs2unqM3Z4-997FEB2t9mkcPt28TH6k_dA5n1I30PSL1G389g0N07xtO_dBd92M-jTG3ay6JGehbpNfHnJBXu_vXsrHfP30UJWrdR6ZVmPOnXZ2azjXrFEoAiijBLcohHbeITcmIMgGsfFOKBUEcOYBZKhZA06AWJDrP2_03m_6YXo_fG0OFYkfvBFWYg</recordid><startdate>200810</startdate><enddate>200810</enddate><creator>Daigneault, M.-A.</creator><creator>Langlois, J.M.P.</creator><creator>David, J.P.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>200810</creationdate><title>Application Specific Instruction set processor specialized for block motion estimation</title><author>Daigneault, M.-A. ; Langlois, J.M.P. ; David, J.P.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-2c7c9b82271d563f05853296337cec6288f604d66dec355f3021e004fa1d0c303</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Acceleration</topic><topic>Application specific processors</topic><topic>Bandwidth</topic><topic>Computer architecture</topic><topic>Field programmable gate arrays</topic><topic>Hardware</topic><topic>Motion estimation</topic><topic>Parallel processing</topic><topic>Registers</topic><topic>Systolic arrays</topic><toplevel>online_resources</toplevel><creatorcontrib>Daigneault, M.-A.</creatorcontrib><creatorcontrib>Langlois, J.M.P.</creatorcontrib><creatorcontrib>David, J.P.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Daigneault, M.-A.</au><au>Langlois, J.M.P.</au><au>David, J.P.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Application Specific Instruction set processor specialized for block motion estimation</atitle><btitle>2008 IEEE International Conference on Computer Design</btitle><stitle>ICCD</stitle><date>2008-10</date><risdate>2008</risdate><spage>266</spage><epage>271</epage><pages>266-271</pages><issn>1063-6404</issn><eissn>2576-6996</eissn><isbn>9781424426577</isbn><isbn>142442657X</isbn><eisbn>9781424426584</eisbn><eisbn>1424426588</eisbn><abstract>This paper presents a novel application specific instruction set processor specialized for block motion estimation. The proposed architecture includes an efficient register file system in terms of data reuse and parallel processing. Performances and area costs are presented for different levels of parallelism and register file dimensions. Various FPGA implementations of the architecture are further studied in order to present the most important factors affecting performance and hardware resource utilization. The proposed instruction extension block architecture enables acceleration by 3 orders of magnitude for full-search block matching algorithms.</abstract><pub>IEEE</pub><doi>10.1109/ICCD.2008.4751872</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1063-6404
ispartof 2008 IEEE International Conference on Computer Design, 2008, p.266-271
issn 1063-6404
2576-6996
language eng
recordid cdi_ieee_primary_4751872
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Acceleration
Application specific processors
Bandwidth
Computer architecture
Field programmable gate arrays
Hardware
Motion estimation
Parallel processing
Registers
Systolic arrays
title Application Specific Instruction set processor specialized for block motion estimation
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T18%3A58%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Application%20Specific%20Instruction%20set%20processor%20specialized%20for%20block%20motion%20estimation&rft.btitle=2008%20IEEE%20International%20Conference%20on%20Computer%20Design&rft.au=Daigneault,%20M.-A.&rft.date=2008-10&rft.spage=266&rft.epage=271&rft.pages=266-271&rft.issn=1063-6404&rft.eissn=2576-6996&rft.isbn=9781424426577&rft.isbn_list=142442657X&rft_id=info:doi/10.1109/ICCD.2008.4751872&rft.eisbn=9781424426584&rft.eisbn_list=1424426588&rft_dat=%3Cieee_6IE%3E4751872%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-2c7c9b82271d563f05853296337cec6288f604d66dec355f3021e004fa1d0c303%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4751872&rfr_iscdi=true