Loading…
An efficient hardware design of an optimal nonstationary filtering system
The development of a multi-cycle hardware design of a time-varying (TV) filtering system, suitable for real-time implementation on an integrated chip is outlined in this work. Based on results of time-frequency (TF) analysis and the instantaneous frequency (IF) estimation, the proposed design enable...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Conference Proceeding |
| Language: | English |
| Subjects: | |
| Online Access: | Request full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| cited_by | |
|---|---|
| cites | |
| container_end_page | 572 |
| container_issue | |
| container_start_page | 569 |
| container_title | |
| container_volume | |
| creator | Jovanovski, S. Ivanovic, V.N. |
| description | The development of a multi-cycle hardware design of a time-varying (TV) filtering system, suitable for real-time implementation on an integrated chip is outlined in this work. Based on results of time-frequency (TF) analysis and the instantaneous frequency (IF) estimation, the proposed design enables multiple detection of the local filter's region of support (FRS) in the observed time-instant, resulting in the efficient filtering of multicomponent FM signals. The proposed design optimizes critical design performances (such as hardware complexity, energy consumption and hardware cost), making it a suitable system for real-time implementation on a chip. The design has been verified by an FPGA (field-programmable gate array) circuit design. |
| doi_str_mv | 10.1109/ICASSP.2009.4959647 |
| format | conference_proceeding |
| fullrecord | <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_4959647</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4959647</ieee_id><sourcerecordid>4959647</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-2c2892f6cf1a0f96a324dabaa16583a1689f71d8ec13c6d2aead3ea93fe2ed603</originalsourceid><addsrcrecordid>eNpVUMlqwzAUVDdoSP0FuegHnOpps3UMoUsg0EJa6C28Wk-piqMES1Dy9zU0l85h5jAwzAxjMxBzAOHuV8vFZvM6l0K4uXbGWd1csMo1LWiptVRGm0s2kapxNTjxcfXPU-01m4CRorag3S2rcv4WI7RRoM2ErRaJUwixi5QK_8LB_-BA3FOOu8QPgePIxxL32PN0SLlgiYeEw4mH2BcaYtrxfMqF9nfsJmCfqTrrlL0_Prwtn-v1y9M4YV1HaEypZSdbJ4PtAqAIzqKS2uMnIljTqpFbFxrwLXWgOuslEnpF6FQgSd4KNWWzv9xIRNvjMFYbTtvzMeoXWTRUQw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An efficient hardware design of an optimal nonstationary filtering system</title><source>IEEE Xplore All Conference Series</source><creator>Jovanovski, S. ; Ivanovic, V.N.</creator><creatorcontrib>Jovanovski, S. ; Ivanovic, V.N.</creatorcontrib><description>The development of a multi-cycle hardware design of a time-varying (TV) filtering system, suitable for real-time implementation on an integrated chip is outlined in this work. Based on results of time-frequency (TF) analysis and the instantaneous frequency (IF) estimation, the proposed design enables multiple detection of the local filter's region of support (FRS) in the observed time-instant, resulting in the efficient filtering of multicomponent FM signals. The proposed design optimizes critical design performances (such as hardware complexity, energy consumption and hardware cost), making it a suitable system for real-time implementation on a chip. The design has been verified by an FPGA (field-programmable gate array) circuit design.</description><identifier>ISSN: 1520-6149</identifier><identifier>ISBN: 9781424423538</identifier><identifier>ISBN: 1424423538</identifier><identifier>EISSN: 2379-190X</identifier><identifier>EISBN: 9781424423545</identifier><identifier>EISBN: 1424423546</identifier><identifier>DOI: 10.1109/ICASSP.2009.4959647</identifier><language>eng</language><publisher>IEEE</publisher><subject>Field programmable gate arrays ; Filtering ; Frequency estimation ; Hardware ; Hardware design ; Instantaneous frequency estimation ; Real time systems ; Signal analysis ; Signal design ; Time frequency analysis ; Time varying systems ; Time-varying filtering</subject><ispartof>2009 IEEE International Conference on Acoustics, Speech and Signal Processing, 2009, p.569-572</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4959647$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4959647$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Jovanovski, S.</creatorcontrib><creatorcontrib>Ivanovic, V.N.</creatorcontrib><title>An efficient hardware design of an optimal nonstationary filtering system</title><title>2009 IEEE International Conference on Acoustics, Speech and Signal Processing</title><addtitle>ICASSP</addtitle><description>The development of a multi-cycle hardware design of a time-varying (TV) filtering system, suitable for real-time implementation on an integrated chip is outlined in this work. Based on results of time-frequency (TF) analysis and the instantaneous frequency (IF) estimation, the proposed design enables multiple detection of the local filter's region of support (FRS) in the observed time-instant, resulting in the efficient filtering of multicomponent FM signals. The proposed design optimizes critical design performances (such as hardware complexity, energy consumption and hardware cost), making it a suitable system for real-time implementation on a chip. The design has been verified by an FPGA (field-programmable gate array) circuit design.</description><subject>Field programmable gate arrays</subject><subject>Filtering</subject><subject>Frequency estimation</subject><subject>Hardware</subject><subject>Hardware design</subject><subject>Instantaneous frequency estimation</subject><subject>Real time systems</subject><subject>Signal analysis</subject><subject>Signal design</subject><subject>Time frequency analysis</subject><subject>Time varying systems</subject><subject>Time-varying filtering</subject><issn>1520-6149</issn><issn>2379-190X</issn><isbn>9781424423538</isbn><isbn>1424423538</isbn><isbn>9781424423545</isbn><isbn>1424423546</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpVUMlqwzAUVDdoSP0FuegHnOpps3UMoUsg0EJa6C28Wk-piqMES1Dy9zU0l85h5jAwzAxjMxBzAOHuV8vFZvM6l0K4uXbGWd1csMo1LWiptVRGm0s2kapxNTjxcfXPU-01m4CRorag3S2rcv4WI7RRoM2ErRaJUwixi5QK_8LB_-BA3FOOu8QPgePIxxL32PN0SLlgiYeEw4mH2BcaYtrxfMqF9nfsJmCfqTrrlL0_Prwtn-v1y9M4YV1HaEypZSdbJ4PtAqAIzqKS2uMnIljTqpFbFxrwLXWgOuslEnpF6FQgSd4KNWWzv9xIRNvjMFYbTtvzMeoXWTRUQw</recordid><startdate>200904</startdate><enddate>200904</enddate><creator>Jovanovski, S.</creator><creator>Ivanovic, V.N.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>200904</creationdate><title>An efficient hardware design of an optimal nonstationary filtering system</title><author>Jovanovski, S. ; Ivanovic, V.N.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-2c2892f6cf1a0f96a324dabaa16583a1689f71d8ec13c6d2aead3ea93fe2ed603</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Field programmable gate arrays</topic><topic>Filtering</topic><topic>Frequency estimation</topic><topic>Hardware</topic><topic>Hardware design</topic><topic>Instantaneous frequency estimation</topic><topic>Real time systems</topic><topic>Signal analysis</topic><topic>Signal design</topic><topic>Time frequency analysis</topic><topic>Time varying systems</topic><topic>Time-varying filtering</topic><toplevel>online_resources</toplevel><creatorcontrib>Jovanovski, S.</creatorcontrib><creatorcontrib>Ivanovic, V.N.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library Online</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jovanovski, S.</au><au>Ivanovic, V.N.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An efficient hardware design of an optimal nonstationary filtering system</atitle><btitle>2009 IEEE International Conference on Acoustics, Speech and Signal Processing</btitle><stitle>ICASSP</stitle><date>2009-04</date><risdate>2009</risdate><spage>569</spage><epage>572</epage><pages>569-572</pages><issn>1520-6149</issn><eissn>2379-190X</eissn><isbn>9781424423538</isbn><isbn>1424423538</isbn><eisbn>9781424423545</eisbn><eisbn>1424423546</eisbn><abstract>The development of a multi-cycle hardware design of a time-varying (TV) filtering system, suitable for real-time implementation on an integrated chip is outlined in this work. Based on results of time-frequency (TF) analysis and the instantaneous frequency (IF) estimation, the proposed design enables multiple detection of the local filter's region of support (FRS) in the observed time-instant, resulting in the efficient filtering of multicomponent FM signals. The proposed design optimizes critical design performances (such as hardware complexity, energy consumption and hardware cost), making it a suitable system for real-time implementation on a chip. The design has been verified by an FPGA (field-programmable gate array) circuit design.</abstract><pub>IEEE</pub><doi>10.1109/ICASSP.2009.4959647</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1520-6149 |
| ispartof | 2009 IEEE International Conference on Acoustics, Speech and Signal Processing, 2009, p.569-572 |
| issn | 1520-6149 2379-190X |
| language | eng |
| recordid | cdi_ieee_primary_4959647 |
| source | IEEE Xplore All Conference Series |
| subjects | Field programmable gate arrays Filtering Frequency estimation Hardware Hardware design Instantaneous frequency estimation Real time systems Signal analysis Signal design Time frequency analysis Time varying systems Time-varying filtering |
| title | An efficient hardware design of an optimal nonstationary filtering system |
| url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T13%3A44%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20efficient%20hardware%20design%20of%20an%20optimal%20nonstationary%20filtering%20system&rft.btitle=2009%20IEEE%20International%20Conference%20on%20Acoustics,%20Speech%20and%20Signal%20Processing&rft.au=Jovanovski,%20S.&rft.date=2009-04&rft.spage=569&rft.epage=572&rft.pages=569-572&rft.issn=1520-6149&rft.eissn=2379-190X&rft.isbn=9781424423538&rft.isbn_list=1424423538&rft_id=info:doi/10.1109/ICASSP.2009.4959647&rft.eisbn=9781424423545&rft.eisbn_list=1424423546&rft_dat=%3Cieee_CHZPO%3E4959647%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-2c2892f6cf1a0f96a324dabaa16583a1689f71d8ec13c6d2aead3ea93fe2ed603%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4959647&rfr_iscdi=true |