Three-tier PoP configuration utilizing flip chip Fan-in PoP bottom package

The increasing demand for functionality and performance in mobile handsets has driven the requirement for separate modem and application processors with requisite memory. PoP has helped reduce the footprint of each processor and memory package combination on the PCB. Stacking the processors and memo...

Full description

Saved in:
Bibliographic Details
Main Authors: Carson, F., Ishibashi, K., Yeong Cheol Kim
Format: Conference Proceeding
Language:English
Subjects:
Electronics packaging
Flip chip
Handheld computers
Logic devices
Mobile handsets
Modems
Stacking
Temperature
Testing
Vehicles
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The increasing demand for functionality and performance in mobile handsets has driven the requirement for separate modem and application processors with requisite memory. PoP has helped reduce the footprint of each processor and memory package combination on the PCB. Stacking the processors and memory in a single three-tier PoP configuration would further reduce the footprint. This paper details the development of such a three-tier PoP configuration, utilizing Fan-in PoP technology for the bottom PoP. The developed three-tier PoP test vehicle successfully exhibited good surface mount yield and excellent board level drop test and temperature cycle performance.
ISSN:0569-5503
2377-5726
DOI:10.1109/ECTC.2009.5074033