The ARPA-MT Embedded SMT Processor and Its RTOS Hardware Accelerator

The high-level modeling and parameterization capabilities of current hardware description languages, as well as the huge integration capacity and flexibility provided by modern field-programmable gate arrays (FPGAs), open the way to designing processors tuned to given applications and favoring speci...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on industrial electronics (1982) 2011-03, Vol.58 (3), p.890-904
Main Authors: Oliveira, Arnaldo S R, Almeida, L, de Brito Ferrari, A
Format: Article
Language:English
Subjects:
Acceleration
Embedded simultaneous multithreading (SMT) processors
Embedded system
Embedded systems
Field programmable gate arrays
Hardware
hardware coprocessors for task scheduling and synchronization
Hardware design languages
Materials handling
Mathematical models
Microprocessors
Multitasking
Operating systems
Parametrization
Predictive models
Process design
processor modeling and synthesis
Real time
real-time operating systems (OSs) (RTOSs)
Surface-mount technology
Time measurements
Timing
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The high-level modeling and parameterization capabilities of current hardware description languages, as well as the huge integration capacity and flexibility provided by modern field-programmable gate arrays (FPGAs), open the way to designing processors tuned to given applications and favoring specific properties. This paper presents the Advanced Real-time Processor Architecture (ARPA)-MultiThreaded processor-a customizable, synthesizable, and time-predictable processor model optimized for multitasking real-time embedded systems, which efficiently explores modern FPGA technology. A fundamental processor component is the ARPA operating system (OS) coprocessor designed for hardware implementation of the basic real-time OS management functions, such as timing, task scheduling, synchronization and switching, efficient interrupt handling, and verification of the timing constraints. The hardware implementation of these functions allows executing them faster and more predictably, reducing the OS overhead, and improving its determinism. The performance evaluation has shown reductions of one to two orders of magnitude in the execution time of some functions of a real-time executive, in comparison with an analogous software implementation.
ISSN:0278-0046
1557-9948
DOI:10.1109/TIE.2009.2028359