A 12-Gb/s transceiver in 32-nm bulk CMOS

A 12-Gb/s transceiver in 32-nm bulk CMOS in described. Features include an 8.8-12.4-GHz LC-PLL with 0.4-ps jitter; a full-swing DLL and phase interpolator with LSB=2.6 ps and DNL≪1.2 ps; a 4.2-mW receiver front end with de-muxing comparator and precharge removal latch; and an all-digital duty cycle...

Full description

Saved in:
Bibliographic Details
Main Authors: Joshi, Sopan, Liao, Jason T.-S., Fan, Yongping, Hyvonen, Sami, Nagarajan, Mahalingam, Rizk, Jad, Lee, Hyung-Jin, Young, Ian
Format: Conference Proceeding
Language:English
Subjects:
Circuits
Clocks
Digital filters
PD control
Phase frequency detector
Transceivers
Very large scale integration
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 53
container_issue
container_start_page 52
container_title
container_volume
creator Joshi, Sopan
Liao, Jason T.-S.
Fan, Yongping
Hyvonen, Sami
Nagarajan, Mahalingam
Rizk, Jad
Lee, Hyung-Jin
Young, Ian
description A 12-Gb/s transceiver in 32-nm bulk CMOS in described. Features include an 8.8-12.4-GHz LC-PLL with 0.4-ps jitter; a full-swing DLL and phase interpolator with LSB=2.6 ps and DNL≪1.2 ps; a 4.2-mW receiver front end with de-muxing comparator and precharge removal latch; and an all-digital duty cycle correction (DCC) loop. The transceiver receives and transmits PRBS23 data at 12 Gb/s with BER≪10 −12 over a 6-in FR4 channel with 10 dB of loss, while consuming 37.8 mW (3.15 pJ/bit) from a 1-V supply, not including clock generation. A chip-to-chip link transmits and receives PRBS15 data at 11.6 Gb/s with BER≪10 −12 over a 12-in. FR4 channel.
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_5205300</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5205300</ieee_id><sourcerecordid>5205300</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-abc926b2badfd1b23414d751a5200c54b7116256381eccba2930c1671deedd93</originalsourceid><addsrcrecordid>eNo9jstKAzEYRuMNrLVP4CZLN8H_kmSSZRm0CpUu6r7kVoi2g0yq4NtbVFydxeF8fCdi5junnWXtANCdigmhccpYtmc_DjVpzQwdnP87wEtx1dorABkkMxG3c4mkFvGuycMYhpZK_SyjrINkUsNexo_dm-yfV-trcbENu1Zmf5yK9cP9S_-olqvFUz9fqurhoEJMnmykGPI2YyTWqHNnMBgCSEbHDtHS8aPDklIM5BkS2g5zKTl7noqb39VaStm8j3Ufxq_NMTYMwN9uXDy9</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A 12-Gb/s transceiver in 32-nm bulk CMOS</title><source>IEEE Xplore All Conference Series</source><creator>Joshi, Sopan ; Liao, Jason T.-S. ; Fan, Yongping ; Hyvonen, Sami ; Nagarajan, Mahalingam ; Rizk, Jad ; Lee, Hyung-Jin ; Young, Ian</creator><creatorcontrib>Joshi, Sopan ; Liao, Jason T.-S. ; Fan, Yongping ; Hyvonen, Sami ; Nagarajan, Mahalingam ; Rizk, Jad ; Lee, Hyung-Jin ; Young, Ian</creatorcontrib><description>A 12-Gb/s transceiver in 32-nm bulk CMOS in described. Features include an 8.8-12.4-GHz LC-PLL with 0.4-ps jitter; a full-swing DLL and phase interpolator with LSB=2.6 ps and DNL≪1.2 ps; a 4.2-mW receiver front end with de-muxing comparator and precharge removal latch; and an all-digital duty cycle correction (DCC) loop. The transceiver receives and transmits PRBS23 data at 12 Gb/s with BER≪10 −12 over a 6-in FR4 channel with 10 dB of loss, while consuming 37.8 mW (3.15 pJ/bit) from a 1-V supply, not including clock generation. A chip-to-chip link transmits and receives PRBS15 data at 11.6 Gb/s with BER≪10 −12 over a 12-in. FR4 channel.</description><identifier>ISSN: 2158-5601</identifier><identifier>ISBN: 9781424433070</identifier><identifier>ISBN: 142443307X</identifier><identifier>EISSN: 2158-5636</identifier><identifier>EISBN: 9784863480018</identifier><identifier>EISBN: 4863480016</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuits ; Clocks ; Digital filters ; PD control ; Phase frequency detector ; Transceivers ; Very large scale integration</subject><ispartof>2009 Symposium on VLSI Circuits, 2009, p.52-53</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5205300$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5205300$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Joshi, Sopan</creatorcontrib><creatorcontrib>Liao, Jason T.-S.</creatorcontrib><creatorcontrib>Fan, Yongping</creatorcontrib><creatorcontrib>Hyvonen, Sami</creatorcontrib><creatorcontrib>Nagarajan, Mahalingam</creatorcontrib><creatorcontrib>Rizk, Jad</creatorcontrib><creatorcontrib>Lee, Hyung-Jin</creatorcontrib><creatorcontrib>Young, Ian</creatorcontrib><title>A 12-Gb/s transceiver in 32-nm bulk CMOS</title><title>2009 Symposium on VLSI Circuits</title><addtitle>VLSIC</addtitle><description>A 12-Gb/s transceiver in 32-nm bulk CMOS in described. Features include an 8.8-12.4-GHz LC-PLL with 0.4-ps jitter; a full-swing DLL and phase interpolator with LSB=2.6 ps and DNL≪1.2 ps; a 4.2-mW receiver front end with de-muxing comparator and precharge removal latch; and an all-digital duty cycle correction (DCC) loop. The transceiver receives and transmits PRBS23 data at 12 Gb/s with BER≪10 −12 over a 6-in FR4 channel with 10 dB of loss, while consuming 37.8 mW (3.15 pJ/bit) from a 1-V supply, not including clock generation. A chip-to-chip link transmits and receives PRBS15 data at 11.6 Gb/s with BER≪10 −12 over a 12-in. FR4 channel.</description><subject>Circuits</subject><subject>Clocks</subject><subject>Digital filters</subject><subject>PD control</subject><subject>Phase frequency detector</subject><subject>Transceivers</subject><subject>Very large scale integration</subject><issn>2158-5601</issn><issn>2158-5636</issn><isbn>9781424433070</isbn><isbn>142443307X</isbn><isbn>9784863480018</isbn><isbn>4863480016</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo9jstKAzEYRuMNrLVP4CZLN8H_kmSSZRm0CpUu6r7kVoi2g0yq4NtbVFydxeF8fCdi5junnWXtANCdigmhccpYtmc_DjVpzQwdnP87wEtx1dorABkkMxG3c4mkFvGuycMYhpZK_SyjrINkUsNexo_dm-yfV-trcbENu1Zmf5yK9cP9S_-olqvFUz9fqurhoEJMnmykGPI2YyTWqHNnMBgCSEbHDtHS8aPDklIM5BkS2g5zKTl7noqb39VaStm8j3Ufxq_NMTYMwN9uXDy9</recordid><startdate>200906</startdate><enddate>200906</enddate><creator>Joshi, Sopan</creator><creator>Liao, Jason T.-S.</creator><creator>Fan, Yongping</creator><creator>Hyvonen, Sami</creator><creator>Nagarajan, Mahalingam</creator><creator>Rizk, Jad</creator><creator>Lee, Hyung-Jin</creator><creator>Young, Ian</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>200906</creationdate><title>A 12-Gb/s transceiver in 32-nm bulk CMOS</title><author>Joshi, Sopan ; Liao, Jason T.-S. ; Fan, Yongping ; Hyvonen, Sami ; Nagarajan, Mahalingam ; Rizk, Jad ; Lee, Hyung-Jin ; Young, Ian</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-abc926b2badfd1b23414d751a5200c54b7116256381eccba2930c1671deedd93</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Circuits</topic><topic>Clocks</topic><topic>Digital filters</topic><topic>PD control</topic><topic>Phase frequency detector</topic><topic>Transceivers</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Joshi, Sopan</creatorcontrib><creatorcontrib>Liao, Jason T.-S.</creatorcontrib><creatorcontrib>Fan, Yongping</creatorcontrib><creatorcontrib>Hyvonen, Sami</creatorcontrib><creatorcontrib>Nagarajan, Mahalingam</creatorcontrib><creatorcontrib>Rizk, Jad</creatorcontrib><creatorcontrib>Lee, Hyung-Jin</creatorcontrib><creatorcontrib>Young, Ian</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore (Online service)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Joshi, Sopan</au><au>Liao, Jason T.-S.</au><au>Fan, Yongping</au><au>Hyvonen, Sami</au><au>Nagarajan, Mahalingam</au><au>Rizk, Jad</au><au>Lee, Hyung-Jin</au><au>Young, Ian</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 12-Gb/s transceiver in 32-nm bulk CMOS</atitle><btitle>2009 Symposium on VLSI Circuits</btitle><stitle>VLSIC</stitle><date>2009-06</date><risdate>2009</risdate><spage>52</spage><epage>53</epage><pages>52-53</pages><issn>2158-5601</issn><eissn>2158-5636</eissn><isbn>9781424433070</isbn><isbn>142443307X</isbn><eisbn>9784863480018</eisbn><eisbn>4863480016</eisbn><abstract>A 12-Gb/s transceiver in 32-nm bulk CMOS in described. Features include an 8.8-12.4-GHz LC-PLL with 0.4-ps jitter; a full-swing DLL and phase interpolator with LSB=2.6 ps and DNL≪1.2 ps; a 4.2-mW receiver front end with de-muxing comparator and precharge removal latch; and an all-digital duty cycle correction (DCC) loop. The transceiver receives and transmits PRBS23 data at 12 Gb/s with BER≪10 −12 over a 6-in FR4 channel with 10 dB of loss, while consuming 37.8 mW (3.15 pJ/bit) from a 1-V supply, not including clock generation. A chip-to-chip link transmits and receives PRBS15 data at 11.6 Gb/s with BER≪10 −12 over a 12-in. FR4 channel.</abstract><pub>IEEE</pub><tpages>2</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2158-5601
ispartof 2009 Symposium on VLSI Circuits, 2009, p.52-53
issn 2158-5601
2158-5636
language eng
recordid cdi_ieee_primary_5205300
source IEEE Xplore All Conference Series
subjects Circuits
Clocks
Digital filters
PD control
Phase frequency detector
Transceivers
Very large scale integration
title A 12-Gb/s transceiver in 32-nm bulk CMOS
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T10%3A51%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%2012-Gb/s%20transceiver%20in%2032-nm%20bulk%20CMOS&rft.btitle=2009%20Symposium%20on%20VLSI%20Circuits&rft.au=Joshi,%20Sopan&rft.date=2009-06&rft.spage=52&rft.epage=53&rft.pages=52-53&rft.issn=2158-5601&rft.eissn=2158-5636&rft.isbn=9781424433070&rft.isbn_list=142443307X&rft_id=info:doi/&rft.eisbn=9784863480018&rft.eisbn_list=4863480016&rft_dat=%3Cieee_CHZPO%3E5205300%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-abc926b2badfd1b23414d751a5200c54b7116256381eccba2930c1671deedd93%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5205300&rfr_iscdi=true