Loading…

Analysis of time-stamping-based synchronization of a PEBB system

In the last few years, the design of power electronics systems has been towards modularity. The focus has been on finding solutions for integration of distributed power electronics systems. Distributed systems set new requirements for control systems compared with the traditional centralized solutio...

Full description

Saved in:
Bibliographic Details
Main Authors: Laakkonen, T., Luukko, J., Ahola, J., Silventoinen, P.
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 17
container_issue
container_start_page 12
container_title
container_volume
creator Laakkonen, T.
Luukko, J.
Ahola, J.
Silventoinen, P.
description In the last few years, the design of power electronics systems has been towards modularity. The focus has been on finding solutions for integration of distributed power electronics systems. Distributed systems set new requirements for control systems compared with the traditional centralized solutions. Using intelligent power electronics building blocks as a basis for power electronics systems results in reduced cost, easier reconfiguration, and improved reliability. A cascaded ring topology has become a prominent control solution. In many applications, accurate synchronization of the building blocks is of crucial importance; it is therefore essential to understand the factors that affect the synchronization accuracy. This paper addresses ring topology synchronization methods and the factors that define the overall synchronization accuracy. A new time-stamping-based synchronization method is presented, and its accuracy and jitter behavior are analyzed. Experimental results of synchronization jitter of the proposed method are presented.
doi_str_mv 10.1109/ISIE.2009.5215658
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5215658</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5215658</ieee_id><sourcerecordid>5215658</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-6e27d624bc7ed119105038c84adf834a8031c50214b52809e9029224d1041a063</originalsourceid><addsrcrecordid>eNo1UN1KwzAYjejAbfYBxJu-QOv3JV-a5M5tVC0MFNTrkbapBtZ2NL2pT-_G5tXhcH44HMbuEVJEMI_FR5GnHMCkkqPMpL5iCyRORIIMXLPIKP3Plbxhc46ZSCQKNWOLU84AJ6BbFoXgS0DIFB0tc_a06ux-Cj7EfROPvnVJGG178N13Utrg6jhMXfUz9J3_taPvu5PNxu_5en1UwujaOzZr7D646IJL9vWcf25ek-3bS7FZbROPSo5J5riqM05lpVyNaBAkCF1psnWjBVkNAisJHKmUXINxx8GGc6oRCC1kYskezr3eObc7DL61w7S7vCH-AOomTIk</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Analysis of time-stamping-based synchronization of a PEBB system</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Laakkonen, T. ; Luukko, J. ; Ahola, J. ; Silventoinen, P.</creator><creatorcontrib>Laakkonen, T. ; Luukko, J. ; Ahola, J. ; Silventoinen, P.</creatorcontrib><description>In the last few years, the design of power electronics systems has been towards modularity. The focus has been on finding solutions for integration of distributed power electronics systems. Distributed systems set new requirements for control systems compared with the traditional centralized solutions. Using intelligent power electronics building blocks as a basis for power electronics systems results in reduced cost, easier reconfiguration, and improved reliability. A cascaded ring topology has become a prominent control solution. In many applications, accurate synchronization of the building blocks is of crucial importance; it is therefore essential to understand the factors that affect the synchronization accuracy. This paper addresses ring topology synchronization methods and the factors that define the overall synchronization accuracy. A new time-stamping-based synchronization method is presented, and its accuracy and jitter behavior are analyzed. Experimental results of synchronization jitter of the proposed method are presented.</description><identifier>ISSN: 2163-5137</identifier><identifier>ISBN: 9781424443475</identifier><identifier>ISBN: 1424443474</identifier><identifier>EISBN: 1424443490</identifier><identifier>EISBN: 9781424443499</identifier><identifier>DOI: 10.1109/ISIE.2009.5215658</identifier><identifier>LCCN: 2009902404</identifier><language>eng</language><publisher>IEEE</publisher><subject>Centralized control ; Circuit topology ; Communication system control ; Costs ; Intelligent structures ; Motion control ; Optical control ; Power electronics ; Power system reliability ; Propagation delay</subject><ispartof>2009 IEEE International Symposium on Industrial Electronics, 2009, p.12-17</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5215658$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,27906,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5215658$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Laakkonen, T.</creatorcontrib><creatorcontrib>Luukko, J.</creatorcontrib><creatorcontrib>Ahola, J.</creatorcontrib><creatorcontrib>Silventoinen, P.</creatorcontrib><title>Analysis of time-stamping-based synchronization of a PEBB system</title><title>2009 IEEE International Symposium on Industrial Electronics</title><addtitle>ISIE</addtitle><description>In the last few years, the design of power electronics systems has been towards modularity. The focus has been on finding solutions for integration of distributed power electronics systems. Distributed systems set new requirements for control systems compared with the traditional centralized solutions. Using intelligent power electronics building blocks as a basis for power electronics systems results in reduced cost, easier reconfiguration, and improved reliability. A cascaded ring topology has become a prominent control solution. In many applications, accurate synchronization of the building blocks is of crucial importance; it is therefore essential to understand the factors that affect the synchronization accuracy. This paper addresses ring topology synchronization methods and the factors that define the overall synchronization accuracy. A new time-stamping-based synchronization method is presented, and its accuracy and jitter behavior are analyzed. Experimental results of synchronization jitter of the proposed method are presented.</description><subject>Centralized control</subject><subject>Circuit topology</subject><subject>Communication system control</subject><subject>Costs</subject><subject>Intelligent structures</subject><subject>Motion control</subject><subject>Optical control</subject><subject>Power electronics</subject><subject>Power system reliability</subject><subject>Propagation delay</subject><issn>2163-5137</issn><isbn>9781424443475</isbn><isbn>1424443474</isbn><isbn>1424443490</isbn><isbn>9781424443499</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1UN1KwzAYjejAbfYBxJu-QOv3JV-a5M5tVC0MFNTrkbapBtZ2NL2pT-_G5tXhcH44HMbuEVJEMI_FR5GnHMCkkqPMpL5iCyRORIIMXLPIKP3Plbxhc46ZSCQKNWOLU84AJ6BbFoXgS0DIFB0tc_a06ux-Cj7EfROPvnVJGG178N13Utrg6jhMXfUz9J3_taPvu5PNxu_5en1UwujaOzZr7D646IJL9vWcf25ek-3bS7FZbROPSo5J5riqM05lpVyNaBAkCF1psnWjBVkNAisJHKmUXINxx8GGc6oRCC1kYskezr3eObc7DL61w7S7vCH-AOomTIk</recordid><startdate>200907</startdate><enddate>200907</enddate><creator>Laakkonen, T.</creator><creator>Luukko, J.</creator><creator>Ahola, J.</creator><creator>Silventoinen, P.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200907</creationdate><title>Analysis of time-stamping-based synchronization of a PEBB system</title><author>Laakkonen, T. ; Luukko, J. ; Ahola, J. ; Silventoinen, P.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-6e27d624bc7ed119105038c84adf834a8031c50214b52809e9029224d1041a063</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Centralized control</topic><topic>Circuit topology</topic><topic>Communication system control</topic><topic>Costs</topic><topic>Intelligent structures</topic><topic>Motion control</topic><topic>Optical control</topic><topic>Power electronics</topic><topic>Power system reliability</topic><topic>Propagation delay</topic><toplevel>online_resources</toplevel><creatorcontrib>Laakkonen, T.</creatorcontrib><creatorcontrib>Luukko, J.</creatorcontrib><creatorcontrib>Ahola, J.</creatorcontrib><creatorcontrib>Silventoinen, P.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Laakkonen, T.</au><au>Luukko, J.</au><au>Ahola, J.</au><au>Silventoinen, P.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Analysis of time-stamping-based synchronization of a PEBB system</atitle><btitle>2009 IEEE International Symposium on Industrial Electronics</btitle><stitle>ISIE</stitle><date>2009-07</date><risdate>2009</risdate><spage>12</spage><epage>17</epage><pages>12-17</pages><issn>2163-5137</issn><isbn>9781424443475</isbn><isbn>1424443474</isbn><eisbn>1424443490</eisbn><eisbn>9781424443499</eisbn><abstract>In the last few years, the design of power electronics systems has been towards modularity. The focus has been on finding solutions for integration of distributed power electronics systems. Distributed systems set new requirements for control systems compared with the traditional centralized solutions. Using intelligent power electronics building blocks as a basis for power electronics systems results in reduced cost, easier reconfiguration, and improved reliability. A cascaded ring topology has become a prominent control solution. In many applications, accurate synchronization of the building blocks is of crucial importance; it is therefore essential to understand the factors that affect the synchronization accuracy. This paper addresses ring topology synchronization methods and the factors that define the overall synchronization accuracy. A new time-stamping-based synchronization method is presented, and its accuracy and jitter behavior are analyzed. Experimental results of synchronization jitter of the proposed method are presented.</abstract><pub>IEEE</pub><doi>10.1109/ISIE.2009.5215658</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2163-5137
ispartof 2009 IEEE International Symposium on Industrial Electronics, 2009, p.12-17
issn 2163-5137
language eng
recordid cdi_ieee_primary_5215658
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Centralized control
Circuit topology
Communication system control
Costs
Intelligent structures
Motion control
Optical control
Power electronics
Power system reliability
Propagation delay
title Analysis of time-stamping-based synchronization of a PEBB system
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T09%3A24%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Analysis%20of%20time-stamping-based%20synchronization%20of%20a%20PEBB%20system&rft.btitle=2009%20IEEE%20International%20Symposium%20on%20Industrial%20Electronics&rft.au=Laakkonen,%20T.&rft.date=2009-07&rft.spage=12&rft.epage=17&rft.pages=12-17&rft.issn=2163-5137&rft.isbn=9781424443475&rft.isbn_list=1424443474&rft_id=info:doi/10.1109/ISIE.2009.5215658&rft.eisbn=1424443490&rft.eisbn_list=9781424443499&rft_dat=%3Cieee_6IE%3E5215658%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-6e27d624bc7ed119105038c84adf834a8031c50214b52809e9029224d1041a063%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5215658&rfr_iscdi=true