Loading…
Advanced block oxide MOSFETs for 25 nm technology node
This paper proposes two ultimate block oxide (BO) devices called MOS with BO (bMOS) and middle partial insulation with BO (bMPI), respectively. Both he fabrications of the two devices are simple and self-alignment, which help to attain low-cost mass production. The bMOS shows better thermal stabilit...
Saved in:
Main Authors: | , , , , , , , |
---|---|
Format: | Conference Proceeding |
Language: | English |
Subjects: | |
Online Access: | Request full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | |
---|---|
cites | |
container_end_page | 177 |
container_issue | |
container_start_page | 174 |
container_title | |
container_volume | |
creator | Chih-Hung Sun Jyi-Tsong Lin Yi-Chuen Eng Tzu-Feng Chang Po-Hiesh Lin Hsuan-Hsu Chen Chih-Hao Kuo Hsien-Nan Chiu |
description | This paper proposes two ultimate block oxide (BO) devices called MOS with BO (bMOS) and middle partial insulation with BO (bMPI), respectively. Both he fabrications of the two devices are simple and self-alignment, which help to attain low-cost mass production. The bMOS shows better thermal stability than the bMPI because of its multiple-tie scheme. Also the most conspicuous one is the lattice temperature; bMOS shows about 40% lower temperature compared with the bMPI. However, the bMPI can gain better short-channel behavior due to the BOX under its channel layer. In addition, although the drain on-state current of the bMPI is lower than that of the bMOS, the lower leakage current helps to gain a higher ION/IOFF ratio. It is a trade-off between performance and reliability. Additionally, if the fabrication cost is also considered, the bMOS will exhibit better advantage than the bMPI because of a bulk wafer being used for a starting substrate. |
doi_str_mv | 10.1109/IPFA.2009.5232673 |
format | conference_proceeding |
fullrecord | <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_5232673</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5232673</ieee_id><sourcerecordid>5232673</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-c3e1280a16f38441c943a9821997dc40866139efd71f2017fc1200750cb40f0d3</originalsourceid><addsrcrecordid>eNo9kNtKw0AYhNdDwbbmAcSbfYHE_9_zXoZitVCpYO9LugeNpllJiti3b8Tq3MzFMB_DEHKDUCCCvVs8z8uCAdhCMs6U5mcks9qgYEJwi0ydkzFaoXKUEi7I5C9AdfkfCDYikx-GBVBGXJGs799hkJAcEMZElf6ral3wdNsk90HTd-0DfVq9zO_XPY2po0zSdkf3wb21qUmvB9omH67JKFZNH7KTT8l6KMwe8-XqYTErl3ltYZ87HpAZqFBFboRAZwWvrGForfZOgFEKuQ3Ra4wMUEeHw1YtwW0FRPB8Sm5_sXUIYfPZ1buqO2xOd_AjS75JZw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Advanced block oxide MOSFETs for 25 nm technology node</title><source>IEEE Xplore All Conference Series</source><creator>Chih-Hung Sun ; Jyi-Tsong Lin ; Yi-Chuen Eng ; Tzu-Feng Chang ; Po-Hiesh Lin ; Hsuan-Hsu Chen ; Chih-Hao Kuo ; Hsien-Nan Chiu</creator><creatorcontrib>Chih-Hung Sun ; Jyi-Tsong Lin ; Yi-Chuen Eng ; Tzu-Feng Chang ; Po-Hiesh Lin ; Hsuan-Hsu Chen ; Chih-Hao Kuo ; Hsien-Nan Chiu</creatorcontrib><description>This paper proposes two ultimate block oxide (BO) devices called MOS with BO (bMOS) and middle partial insulation with BO (bMPI), respectively. Both he fabrications of the two devices are simple and self-alignment, which help to attain low-cost mass production. The bMOS shows better thermal stability than the bMPI because of its multiple-tie scheme. Also the most conspicuous one is the lattice temperature; bMOS shows about 40% lower temperature compared with the bMPI. However, the bMPI can gain better short-channel behavior due to the BOX under its channel layer. In addition, although the drain on-state current of the bMPI is lower than that of the bMOS, the lower leakage current helps to gain a higher ION/IOFF ratio. It is a trade-off between performance and reliability. Additionally, if the fabrication cost is also considered, the bMOS will exhibit better advantage than the bMPI because of a bulk wafer being used for a starting substrate.</description><identifier>ISSN: 1946-1542</identifier><identifier>ISBN: 1424439116</identifier><identifier>ISBN: 9781424439119</identifier><identifier>EISSN: 1946-1550</identifier><identifier>EISBN: 9781424439126</identifier><identifier>EISBN: 1424439124</identifier><identifier>DOI: 10.1109/IPFA.2009.5232673</identifier><identifier>LCCN: 2009900684</identifier><language>eng</language><publisher>IEEE</publisher><subject>Etching ; Fabrication ; Insulation ; Leakage current ; Mass production ; MOSFETs ; Silicon ; Sun ; Temperature ; Thermal stability</subject><ispartof>2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2009, p.174-177</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5232673$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,27923,54553,54918,54930</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5232673$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chih-Hung Sun</creatorcontrib><creatorcontrib>Jyi-Tsong Lin</creatorcontrib><creatorcontrib>Yi-Chuen Eng</creatorcontrib><creatorcontrib>Tzu-Feng Chang</creatorcontrib><creatorcontrib>Po-Hiesh Lin</creatorcontrib><creatorcontrib>Hsuan-Hsu Chen</creatorcontrib><creatorcontrib>Chih-Hao Kuo</creatorcontrib><creatorcontrib>Hsien-Nan Chiu</creatorcontrib><title>Advanced block oxide MOSFETs for 25 nm technology node</title><title>2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits</title><addtitle>IPFA</addtitle><description>This paper proposes two ultimate block oxide (BO) devices called MOS with BO (bMOS) and middle partial insulation with BO (bMPI), respectively. Both he fabrications of the two devices are simple and self-alignment, which help to attain low-cost mass production. The bMOS shows better thermal stability than the bMPI because of its multiple-tie scheme. Also the most conspicuous one is the lattice temperature; bMOS shows about 40% lower temperature compared with the bMPI. However, the bMPI can gain better short-channel behavior due to the BOX under its channel layer. In addition, although the drain on-state current of the bMPI is lower than that of the bMOS, the lower leakage current helps to gain a higher ION/IOFF ratio. It is a trade-off between performance and reliability. Additionally, if the fabrication cost is also considered, the bMOS will exhibit better advantage than the bMPI because of a bulk wafer being used for a starting substrate.</description><subject>Etching</subject><subject>Fabrication</subject><subject>Insulation</subject><subject>Leakage current</subject><subject>Mass production</subject><subject>MOSFETs</subject><subject>Silicon</subject><subject>Sun</subject><subject>Temperature</subject><subject>Thermal stability</subject><issn>1946-1542</issn><issn>1946-1550</issn><isbn>1424439116</isbn><isbn>9781424439119</isbn><isbn>9781424439126</isbn><isbn>1424439124</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo9kNtKw0AYhNdDwbbmAcSbfYHE_9_zXoZitVCpYO9LugeNpllJiti3b8Tq3MzFMB_DEHKDUCCCvVs8z8uCAdhCMs6U5mcks9qgYEJwi0ydkzFaoXKUEi7I5C9AdfkfCDYikx-GBVBGXJGs799hkJAcEMZElf6ral3wdNsk90HTd-0DfVq9zO_XPY2po0zSdkf3wb21qUmvB9omH67JKFZNH7KTT8l6KMwe8-XqYTErl3ltYZ87HpAZqFBFboRAZwWvrGForfZOgFEKuQ3Ra4wMUEeHw1YtwW0FRPB8Sm5_sXUIYfPZ1buqO2xOd_AjS75JZw</recordid><startdate>200907</startdate><enddate>200907</enddate><creator>Chih-Hung Sun</creator><creator>Jyi-Tsong Lin</creator><creator>Yi-Chuen Eng</creator><creator>Tzu-Feng Chang</creator><creator>Po-Hiesh Lin</creator><creator>Hsuan-Hsu Chen</creator><creator>Chih-Hao Kuo</creator><creator>Hsien-Nan Chiu</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200907</creationdate><title>Advanced block oxide MOSFETs for 25 nm technology node</title><author>Chih-Hung Sun ; Jyi-Tsong Lin ; Yi-Chuen Eng ; Tzu-Feng Chang ; Po-Hiesh Lin ; Hsuan-Hsu Chen ; Chih-Hao Kuo ; Hsien-Nan Chiu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-c3e1280a16f38441c943a9821997dc40866139efd71f2017fc1200750cb40f0d3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Etching</topic><topic>Fabrication</topic><topic>Insulation</topic><topic>Leakage current</topic><topic>Mass production</topic><topic>MOSFETs</topic><topic>Silicon</topic><topic>Sun</topic><topic>Temperature</topic><topic>Thermal stability</topic><toplevel>online_resources</toplevel><creatorcontrib>Chih-Hung Sun</creatorcontrib><creatorcontrib>Jyi-Tsong Lin</creatorcontrib><creatorcontrib>Yi-Chuen Eng</creatorcontrib><creatorcontrib>Tzu-Feng Chang</creatorcontrib><creatorcontrib>Po-Hiesh Lin</creatorcontrib><creatorcontrib>Hsuan-Hsu Chen</creatorcontrib><creatorcontrib>Chih-Hao Kuo</creatorcontrib><creatorcontrib>Hsien-Nan Chiu</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chih-Hung Sun</au><au>Jyi-Tsong Lin</au><au>Yi-Chuen Eng</au><au>Tzu-Feng Chang</au><au>Po-Hiesh Lin</au><au>Hsuan-Hsu Chen</au><au>Chih-Hao Kuo</au><au>Hsien-Nan Chiu</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Advanced block oxide MOSFETs for 25 nm technology node</atitle><btitle>2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits</btitle><stitle>IPFA</stitle><date>2009-07</date><risdate>2009</risdate><spage>174</spage><epage>177</epage><pages>174-177</pages><issn>1946-1542</issn><eissn>1946-1550</eissn><isbn>1424439116</isbn><isbn>9781424439119</isbn><eisbn>9781424439126</eisbn><eisbn>1424439124</eisbn><abstract>This paper proposes two ultimate block oxide (BO) devices called MOS with BO (bMOS) and middle partial insulation with BO (bMPI), respectively. Both he fabrications of the two devices are simple and self-alignment, which help to attain low-cost mass production. The bMOS shows better thermal stability than the bMPI because of its multiple-tie scheme. Also the most conspicuous one is the lattice temperature; bMOS shows about 40% lower temperature compared with the bMPI. However, the bMPI can gain better short-channel behavior due to the BOX under its channel layer. In addition, although the drain on-state current of the bMPI is lower than that of the bMOS, the lower leakage current helps to gain a higher ION/IOFF ratio. It is a trade-off between performance and reliability. Additionally, if the fabrication cost is also considered, the bMOS will exhibit better advantage than the bMPI because of a bulk wafer being used for a starting substrate.</abstract><pub>IEEE</pub><doi>10.1109/IPFA.2009.5232673</doi><tpages>4</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1946-1542 |
ispartof | 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2009, p.174-177 |
issn | 1946-1542 1946-1550 |
language | eng |
recordid | cdi_ieee_primary_5232673 |
source | IEEE Xplore All Conference Series |
subjects | Etching Fabrication Insulation Leakage current Mass production MOSFETs Silicon Sun Temperature Thermal stability |
title | Advanced block oxide MOSFETs for 25 nm technology node |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T13%3A29%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Advanced%20block%20oxide%20MOSFETs%20for%2025%20nm%20technology%20node&rft.btitle=2009%2016th%20IEEE%20International%20Symposium%20on%20the%20Physical%20and%20Failure%20Analysis%20of%20Integrated%20Circuits&rft.au=Chih-Hung%20Sun&rft.date=2009-07&rft.spage=174&rft.epage=177&rft.pages=174-177&rft.issn=1946-1542&rft.eissn=1946-1550&rft.isbn=1424439116&rft.isbn_list=9781424439119&rft_id=info:doi/10.1109/IPFA.2009.5232673&rft.eisbn=9781424439126&rft.eisbn_list=1424439124&rft_dat=%3Cieee_CHZPO%3E5232673%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-c3e1280a16f38441c943a9821997dc40866139efd71f2017fc1200750cb40f0d3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5232673&rfr_iscdi=true |