IIIModes: New Efficient Dynamic Routing Algorithm for Network on Chips

Network on Chip is emerging as a solution to the existing interconnection architecture constraints. Performance parameters like latency, throughput are critical issues in interconnection network design. Routing algorithms have a prominent impact on communication and performance in on chip interconne...

Full description

Saved in:
Bibliographic Details
Main Authors: Morvarid, M., Fathy, M., Berangi, R., Khademzadeh, A.
Format: Conference Proceeding
Language:English
Subjects:
Communication switching
Computer networks
Delay
Dynamic Routing
Heuristic algorithms
Minimal Path
Multiprocessor interconnection networks
Network on Chip
Network-on-a-chip
Non Minimal Path
Routing
Selection Policy
Switches
Telecommunication computing
Telecommunication traffic
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Network on Chip is emerging as a solution to the existing interconnection architecture constraints. Performance parameters like latency, throughput are critical issues in interconnection network design. Routing algorithms have a prominent impact on communication and performance in on chip interconnection networks. This paper presents a new dynamic routing algorithm called "IIIModes" for low latency communication in on chip interconnection networks. The proposed routing algorithm for avoiding congested areas switches among three routing modes deterministic, minimal adaptive and non-minimal adaptive routing to lead to select the best port to the destination. We also present a novel selection policy that can be coupled with any adaptive non-minimal routing algorithm. Our experimental results show that IIIModes achieves considerable better performance than other traditional routing algorithms under different traffic patterns.
DOI:10.1109/ICCGI.2009.16