A Compact Cascode Power Amplifier in 45-nm CMOS for 60-GHz Wireless Systems

This paper presents a power amplifier in 45 nm CMOS technology operating in the 50 to 60-GHz frequency range. It uses a single-ended topology with two cascode stages. A gain of 19.6 dB is obtained at 54 GHz where the gain peaks, and 17 dB at 60 GHz. The measured output-referred 1-dB compression poin...

Full description

Saved in:
Bibliographic Details
Main Authors: Kjellberg, T., Abbasi, M., Ferndahl, M., de Graauw, A., van der Heijden, E., Zirath, H.
Format: Conference Proceeding
Language:English
Subjects:
CMOS technology
Frequency
Gain
Lifetime estimation
Power amplifiers
Power generation
Power measurement
Semiconductor device measurement
Topology
Voltage
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a power amplifier in 45 nm CMOS technology operating in the 50 to 60-GHz frequency range. It uses a single-ended topology with two cascode stages. A gain of 19.6 dB is obtained at 54 GHz where the gain peaks, and 17 dB at 60 GHz. The measured output-referred 1-dB compression point is 8.7 dBm at 60 GHz and a supply voltage of 2.1 V, and the saturated output power is 13.5 dBm. The bias conditions are shown to be reliable through lifetime measurements. The active chip-area measures 160 mum xtimes 110 mum.
ISSN:1550-8781
2374-8443
DOI:10.1109/csics.2009.5315699