Loading…

A low-phase-noise injection-locked differential ring-VCO with half-integral subharmonic locking in 0.18 µm CMOS

Design and implementation of a CMOS differential ring-VCO that locks at half-integral (1.5, 2.5, 3.5, hellip) as well as integral (1, 2, 3, hellip) multiples of the injected reference frequency f ref are presented. The advantage of half-integral subharmonic locking is that, for a given VCO output fr...

Full description

Saved in:
Bibliographic Details
Main Authors: Kobayashi, Y., Amakawa, S., Ishihara, N., Masu, K.
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 443
container_issue
container_start_page 440
container_title
container_volume
creator Kobayashi, Y.
Amakawa, S.
Ishihara, N.
Masu, K.
description Design and implementation of a CMOS differential ring-VCO that locks at half-integral (1.5, 2.5, 3.5, hellip) as well as integral (1, 2, 3, hellip) multiples of the injected reference frequency f ref are presented. The advantage of half-integral subharmonic locking is that, for a given VCO output frequency step, the output phase noise can be lowered than when using integral subharmonic locking because of the higher (2x) reference frequency. For example, the 1-MHz-offset phase noise at a VCO output frequency of 1.5 GHz was -136 dBc/Hz when locked to an integral subharmonic of f ref = 0.5 GHz, whereas it was as low as -139 dBc/Hz when locked to a half-integral subharmonic of f ref = 1.0 GHz. The ring-VCO was fabricated with a 0.18 mum CMOS process. An explanation is given as to why it locks to half-integral subharmonics and how such an oscillator could be designed. Half-integral or, more generally, nonintegral subharmonic locking could make an effective means to reduce the phase noise of high-resolution injection-locked VCOs.
doi_str_mv 10.1109/ESSCIRC.2009.5325965
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_5325965</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5325965</ieee_id><sourcerecordid>5325965</sourcerecordid><originalsourceid>FETCH-ieee_primary_53259653</originalsourceid><addsrcrecordid>eNp9j0tOwzAYhC0eEgF6Alj4Ag5-JcRLZBWVBapEENvKpH-avzhOZAdVHIwLcDKC1DWrWXwzoxlCbgXPheDmblnX9unF5pJzkxdKFqYsTkgmS62YUMKckoW5r4SWWmtVaHVGMmEUZ1Wl1AW5TGnPeSlKLTMyPlA_HNjYuQQsDJiAYthDM-EQmB-aD9jSLbYtRAgTOk8jhh17s2t6wKmjnfMtwzDBLs4sfb53LvZDwIb-ZWfr3Ebn1RX9-e6pfV7X1-S8dT7B4qhX5OZx-WpXDAFgM0bsXfzaHE-p_-kv1E1OaQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A low-phase-noise injection-locked differential ring-VCO with half-integral subharmonic locking in 0.18 µm CMOS</title><source>IEEE Xplore All Conference Series</source><creator>Kobayashi, Y. ; Amakawa, S. ; Ishihara, N. ; Masu, K.</creator><creatorcontrib>Kobayashi, Y. ; Amakawa, S. ; Ishihara, N. ; Masu, K.</creatorcontrib><description>Design and implementation of a CMOS differential ring-VCO that locks at half-integral (1.5, 2.5, 3.5, hellip) as well as integral (1, 2, 3, hellip) multiples of the injected reference frequency f ref are presented. The advantage of half-integral subharmonic locking is that, for a given VCO output frequency step, the output phase noise can be lowered than when using integral subharmonic locking because of the higher (2x) reference frequency. For example, the 1-MHz-offset phase noise at a VCO output frequency of 1.5 GHz was -136 dBc/Hz when locked to an integral subharmonic of f ref = 0.5 GHz, whereas it was as low as -139 dBc/Hz when locked to a half-integral subharmonic of f ref = 1.0 GHz. The ring-VCO was fabricated with a 0.18 mum CMOS process. An explanation is given as to why it locks to half-integral subharmonics and how such an oscillator could be designed. Half-integral or, more generally, nonintegral subharmonic locking could make an effective means to reduce the phase noise of high-resolution injection-locked VCOs.</description><identifier>ISSN: 1930-8833</identifier><identifier>ISBN: 9781424443543</identifier><identifier>ISBN: 1424443555</identifier><identifier>ISBN: 9781424443550</identifier><identifier>ISBN: 1424443547</identifier><identifier>EISSN: 2643-1319</identifier><identifier>DOI: 10.1109/ESSCIRC.2009.5325965</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analog circuits ; Bandwidth ; CMOS technology ; Cutoff frequency ; Energy consumption ; Injection-locked oscillators ; Paper technology ; Phase noise ; Radio frequency ; Voltage-controlled oscillators</subject><ispartof>2009 Proceedings of ESSCIRC, 2009, p.440-443</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5325965$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5325965$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kobayashi, Y.</creatorcontrib><creatorcontrib>Amakawa, S.</creatorcontrib><creatorcontrib>Ishihara, N.</creatorcontrib><creatorcontrib>Masu, K.</creatorcontrib><title>A low-phase-noise injection-locked differential ring-VCO with half-integral subharmonic locking in 0.18 µm CMOS</title><title>2009 Proceedings of ESSCIRC</title><addtitle>ESSCIRC</addtitle><description>Design and implementation of a CMOS differential ring-VCO that locks at half-integral (1.5, 2.5, 3.5, hellip) as well as integral (1, 2, 3, hellip) multiples of the injected reference frequency f ref are presented. The advantage of half-integral subharmonic locking is that, for a given VCO output frequency step, the output phase noise can be lowered than when using integral subharmonic locking because of the higher (2x) reference frequency. For example, the 1-MHz-offset phase noise at a VCO output frequency of 1.5 GHz was -136 dBc/Hz when locked to an integral subharmonic of f ref = 0.5 GHz, whereas it was as low as -139 dBc/Hz when locked to a half-integral subharmonic of f ref = 1.0 GHz. The ring-VCO was fabricated with a 0.18 mum CMOS process. An explanation is given as to why it locks to half-integral subharmonics and how such an oscillator could be designed. Half-integral or, more generally, nonintegral subharmonic locking could make an effective means to reduce the phase noise of high-resolution injection-locked VCOs.</description><subject>Analog circuits</subject><subject>Bandwidth</subject><subject>CMOS technology</subject><subject>Cutoff frequency</subject><subject>Energy consumption</subject><subject>Injection-locked oscillators</subject><subject>Paper technology</subject><subject>Phase noise</subject><subject>Radio frequency</subject><subject>Voltage-controlled oscillators</subject><issn>1930-8833</issn><issn>2643-1319</issn><isbn>9781424443543</isbn><isbn>1424443555</isbn><isbn>9781424443550</isbn><isbn>1424443547</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNp9j0tOwzAYhC0eEgF6Alj4Ag5-JcRLZBWVBapEENvKpH-avzhOZAdVHIwLcDKC1DWrWXwzoxlCbgXPheDmblnX9unF5pJzkxdKFqYsTkgmS62YUMKckoW5r4SWWmtVaHVGMmEUZ1Wl1AW5TGnPeSlKLTMyPlA_HNjYuQQsDJiAYthDM-EQmB-aD9jSLbYtRAgTOk8jhh17s2t6wKmjnfMtwzDBLs4sfb53LvZDwIb-ZWfr3Ebn1RX9-e6pfV7X1-S8dT7B4qhX5OZx-WpXDAFgM0bsXfzaHE-p_-kv1E1OaQ</recordid><startdate>200909</startdate><enddate>200909</enddate><creator>Kobayashi, Y.</creator><creator>Amakawa, S.</creator><creator>Ishihara, N.</creator><creator>Masu, K.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200909</creationdate><title>A low-phase-noise injection-locked differential ring-VCO with half-integral subharmonic locking in 0.18 µm CMOS</title><author>Kobayashi, Y. ; Amakawa, S. ; Ishihara, N. ; Masu, K.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_53259653</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Analog circuits</topic><topic>Bandwidth</topic><topic>CMOS technology</topic><topic>Cutoff frequency</topic><topic>Energy consumption</topic><topic>Injection-locked oscillators</topic><topic>Paper technology</topic><topic>Phase noise</topic><topic>Radio frequency</topic><topic>Voltage-controlled oscillators</topic><toplevel>online_resources</toplevel><creatorcontrib>Kobayashi, Y.</creatorcontrib><creatorcontrib>Amakawa, S.</creatorcontrib><creatorcontrib>Ishihara, N.</creatorcontrib><creatorcontrib>Masu, K.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library Online</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kobayashi, Y.</au><au>Amakawa, S.</au><au>Ishihara, N.</au><au>Masu, K.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A low-phase-noise injection-locked differential ring-VCO with half-integral subharmonic locking in 0.18 µm CMOS</atitle><btitle>2009 Proceedings of ESSCIRC</btitle><stitle>ESSCIRC</stitle><date>2009-09</date><risdate>2009</risdate><spage>440</spage><epage>443</epage><pages>440-443</pages><issn>1930-8833</issn><eissn>2643-1319</eissn><isbn>9781424443543</isbn><isbn>1424443555</isbn><isbn>9781424443550</isbn><isbn>1424443547</isbn><abstract>Design and implementation of a CMOS differential ring-VCO that locks at half-integral (1.5, 2.5, 3.5, hellip) as well as integral (1, 2, 3, hellip) multiples of the injected reference frequency f ref are presented. The advantage of half-integral subharmonic locking is that, for a given VCO output frequency step, the output phase noise can be lowered than when using integral subharmonic locking because of the higher (2x) reference frequency. For example, the 1-MHz-offset phase noise at a VCO output frequency of 1.5 GHz was -136 dBc/Hz when locked to an integral subharmonic of f ref = 0.5 GHz, whereas it was as low as -139 dBc/Hz when locked to a half-integral subharmonic of f ref = 1.0 GHz. The ring-VCO was fabricated with a 0.18 mum CMOS process. An explanation is given as to why it locks to half-integral subharmonics and how such an oscillator could be designed. Half-integral or, more generally, nonintegral subharmonic locking could make an effective means to reduce the phase noise of high-resolution injection-locked VCOs.</abstract><pub>IEEE</pub><doi>10.1109/ESSCIRC.2009.5325965</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1930-8833
ispartof 2009 Proceedings of ESSCIRC, 2009, p.440-443
issn 1930-8833
2643-1319
language eng
recordid cdi_ieee_primary_5325965
source IEEE Xplore All Conference Series
subjects Analog circuits
Bandwidth
CMOS technology
Cutoff frequency
Energy consumption
Injection-locked oscillators
Paper technology
Phase noise
Radio frequency
Voltage-controlled oscillators
title A low-phase-noise injection-locked differential ring-VCO with half-integral subharmonic locking in 0.18 µm CMOS
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T17%3A20%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20low-phase-noise%20injection-locked%20differential%20ring-VCO%20with%20half-integral%20subharmonic%20locking%20in%200.18%20%C2%B5m%20CMOS&rft.btitle=2009%20Proceedings%20of%20ESSCIRC&rft.au=Kobayashi,%20Y.&rft.date=2009-09&rft.spage=440&rft.epage=443&rft.pages=440-443&rft.issn=1930-8833&rft.eissn=2643-1319&rft.isbn=9781424443543&rft.isbn_list=1424443555&rft.isbn_list=9781424443550&rft.isbn_list=1424443547&rft_id=info:doi/10.1109/ESSCIRC.2009.5325965&rft_dat=%3Cieee_CHZPO%3E5325965%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-ieee_primary_53259653%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5325965&rfr_iscdi=true