Fractional- N Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial

The fundamentals and state of the art in fractional- N phase-locked-loop (PLL)-based frequency synthesis are reviewed. Particular emphasis is placed on delta-sigma fractional- N PLLs and quantization noise and fractional spur suppression techniques for wide-bandwidth applications.

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2009-12, Vol.56 (12), p.881-885
Main Authors: Pin-En Su, Pamarti, S.
Format: Article
Language:English
Subjects:
Circuits
Delta-sigma (\Delta{-}\Sigma) modulators
Digital modulation
Frequency conversion
Frequency modulation
Frequency synthesizers
Noise
OFDM modulation
Phase frequency detector
Phase locked loops
Phase modulation
phase-locked loops (PLLs)
Quantization
State of the art
Synthesis
Transceivers
Voltage-controlled oscillators
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The fundamentals and state of the art in fractional- N phase-locked-loop (PLL)-based frequency synthesis are reviewed. Particular emphasis is placed on delta-sigma fractional- N PLLs and quantization noise and fractional spur suppression techniques for wide-bandwidth applications.
ISSN:1549-7747
1558-3791
DOI:10.1109/TCSII.2009.2035258