Loading…

Fractional- N Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial

The fundamentals and state of the art in fractional- N phase-locked-loop (PLL)-based frequency synthesis are reviewed. Particular emphasis is placed on delta-sigma fractional- N PLLs and quantization noise and fractional spur suppression techniques for wide-bandwidth applications.

Saved in:

Bibliographic Details
Published in:	IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2009-12, Vol.56 (12), p.881-885
Main Authors:	Pin-En Su, Pamarti, S.
Format:	Article
Language:	English
Subjects:	Circuits Delta-sigma (\Delta{-}\Sigma) modulators Digital modulation Frequency conversion Frequency modulation Frequency synthesizers Noise OFDM modulation Phase frequency detector Phase locked loops Phase modulation phase-locked loops (PLLs) Quantization State of the art Synthesis Transceivers Voltage-controlled oscillators
Citations:	Items that this one cites Items that cite this one
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

cited_by	cdi_FETCH-LOGICAL-c398t-d3902bb7cc9941bbff0de1d2b23b01a649f58ba38bb08ff9c46281924141493a3
cites	cdi_FETCH-LOGICAL-c398t-d3902bb7cc9941bbff0de1d2b23b01a649f58ba38bb08ff9c46281924141493a3
container_end_page	885
container_issue	12
container_start_page	881
container_title	IEEE transactions on circuits and systems. II, Express briefs
container_volume	56
creator	Pin-En Su Pamarti, S.
description	The fundamentals and state of the art in fractional- N phase-locked-loop (PLL)-based frequency synthesis are reviewed. Particular emphasis is placed on delta-sigma fractional- N PLLs and quantization noise and fractional spur suppression techniques for wide-bandwidth applications.
doi_str_mv	10.1109/TCSII.2009.2035258
format	article
fullrecord	<record><control><sourceid>proquest_ieee_</sourceid><recordid>TN_cdi_ieee_primary_5345790</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5345790</ieee_id><sourcerecordid>1010884429</sourcerecordid><originalsourceid>FETCH-LOGICAL-c398t-d3902bb7cc9941bbff0de1d2b23b01a649f58ba38bb08ff9c46281924141493a3</originalsourceid><addsrcrecordid>eNp9kM1OAjEURhujiYi-gG5mp5ti_4a27pCAkhA1AddN22nD6DDFdljw9hQhLk2Tfk1zvpubA8AtRgOMkXxcjhez2YAgJPNFS1KKM9DDZSkg5RKfH95MQs4ZvwRXKX0hRCSipAcm06htV4dWN7B4Kz5WOjk4D_bbVTnCBj7nj6qYRvezda3dFYtd261cqtNTMSqW2y7EWjfX4MLrJrmbU_bB53SyHL_C-fvLbDyaQ0ul6GBFJSLGcGulZNgY71HlcEUMoQZhPWTSl8JoKoxBwntp2ZAILAnD-UiqaR_cH-duYsj7pE6t62Rd0-jWhW1SAgtBOaYikw__khhhJARjRGaUHFEbQ0rRebWJ9VrHXYbUwa76tasOdtXJbi7dHUu1c-6vUFJW8ix2D2xOdIY</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1010884429</pqid></control><display><type>article</type><title>Fractional- N Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial</title><source>IEEE Xplore (Online service)</source><creator>Pin-En Su ; Pamarti, S.</creator><creatorcontrib>Pin-En Su ; Pamarti, S.</creatorcontrib><description>The fundamentals and state of the art in fractional- N phase-locked-loop (PLL)-based frequency synthesis are reviewed. Particular emphasis is placed on delta-sigma fractional- N PLLs and quantization noise and fractional spur suppression techniques for wide-bandwidth applications.</description><identifier>ISSN: 1549-7747</identifier><identifier>EISSN: 1558-3791</identifier><identifier>DOI: 10.1109/TCSII.2009.2035258</identifier><identifier>CODEN: ICSPE5</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuits ; Delta-sigma (\Delta{-}\Sigma) modulators ; Digital modulation ; Frequency conversion ; Frequency modulation ; Frequency synthesizers ; Noise ; OFDM modulation ; Phase frequency detector ; Phase locked loops ; Phase modulation ; phase-locked loops (PLLs) ; Quantization ; State of the art ; Synthesis ; Transceivers ; Voltage-controlled oscillators</subject><ispartof>IEEE transactions on circuits and systems. II, Express briefs, 2009-12, Vol.56 (12), p.881-885</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c398t-d3902bb7cc9941bbff0de1d2b23b01a649f58ba38bb08ff9c46281924141493a3</citedby><cites>FETCH-LOGICAL-c398t-d3902bb7cc9941bbff0de1d2b23b01a649f58ba38bb08ff9c46281924141493a3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5345790$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,27903,27904,54774</link.rule.ids></links><search><creatorcontrib>Pin-En Su</creatorcontrib><creatorcontrib>Pamarti, S.</creatorcontrib><title>Fractional- N Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial</title><title>IEEE transactions on circuits and systems. II, Express briefs</title><addtitle>TCSII</addtitle><description>The fundamentals and state of the art in fractional- N phase-locked-loop (PLL)-based frequency synthesis are reviewed. Particular emphasis is placed on delta-sigma fractional- N PLLs and quantization noise and fractional spur suppression techniques for wide-bandwidth applications.</description><subject>Circuits</subject><subject>Delta-sigma (\Delta{-}\Sigma) modulators</subject><subject>Digital modulation</subject><subject>Frequency conversion</subject><subject>Frequency modulation</subject><subject>Frequency synthesizers</subject><subject>Noise</subject><subject>OFDM modulation</subject><subject>Phase frequency detector</subject><subject>Phase locked loops</subject><subject>Phase modulation</subject><subject>phase-locked loops (PLLs)</subject><subject>Quantization</subject><subject>State of the art</subject><subject>Synthesis</subject><subject>Transceivers</subject><subject>Voltage-controlled oscillators</subject><issn>1549-7747</issn><issn>1558-3791</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2009</creationdate><recordtype>article</recordtype><recordid>eNp9kM1OAjEURhujiYi-gG5mp5ti_4a27pCAkhA1AddN22nD6DDFdljw9hQhLk2Tfk1zvpubA8AtRgOMkXxcjhez2YAgJPNFS1KKM9DDZSkg5RKfH95MQs4ZvwRXKX0hRCSipAcm06htV4dWN7B4Kz5WOjk4D_bbVTnCBj7nj6qYRvezda3dFYtd261cqtNTMSqW2y7EWjfX4MLrJrmbU_bB53SyHL_C-fvLbDyaQ0ul6GBFJSLGcGulZNgY71HlcEUMoQZhPWTSl8JoKoxBwntp2ZAILAnD-UiqaR_cH-duYsj7pE6t62Rd0-jWhW1SAgtBOaYikw__khhhJARjRGaUHFEbQ0rRebWJ9VrHXYbUwa76tasOdtXJbi7dHUu1c-6vUFJW8ix2D2xOdIY</recordid><startdate>20091201</startdate><enddate>20091201</enddate><creator>Pin-En Su</creator><creator>Pamarti, S.</creator><general>IEEE</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>F28</scope><scope>FR3</scope><scope>L7M</scope></search><sort><creationdate>20091201</creationdate><title>Fractional- N Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial</title><author>Pin-En Su ; Pamarti, S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c398t-d3902bb7cc9941bbff0de1d2b23b01a649f58ba38bb08ff9c46281924141493a3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Circuits</topic><topic>Delta-sigma (\Delta{-}\Sigma) modulators</topic><topic>Digital modulation</topic><topic>Frequency conversion</topic><topic>Frequency modulation</topic><topic>Frequency synthesizers</topic><topic>Noise</topic><topic>OFDM modulation</topic><topic>Phase frequency detector</topic><topic>Phase locked loops</topic><topic>Phase modulation</topic><topic>phase-locked loops (PLLs)</topic><topic>Quantization</topic><topic>State of the art</topic><topic>Synthesis</topic><topic>Transceivers</topic><topic>Voltage-controlled oscillators</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Pin-En Su</creatorcontrib><creatorcontrib>Pamarti, S.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005–Present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998–Present</collection><collection>IEEE Xplore</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Pin-En Su</au><au>Pamarti, S.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Fractional- N Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial</atitle><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle><stitle>TCSII</stitle><date>2009-12-01</date><risdate>2009</risdate><volume>56</volume><issue>12</issue><spage>881</spage><epage>885</epage><pages>881-885</pages><issn>1549-7747</issn><eissn>1558-3791</eissn><coden>ICSPE5</coden><abstract>The fundamentals and state of the art in fractional- N phase-locked-loop (PLL)-based frequency synthesis are reviewed. Particular emphasis is placed on delta-sigma fractional- N PLLs and quantization noise and fractional spur suppression techniques for wide-bandwidth applications.</abstract><pub>IEEE</pub><doi>10.1109/TCSII.2009.2035258</doi><tpages>5</tpages></addata></record>
fulltext	fulltext
identifier	ISSN: 1549-7747
ispartof	IEEE transactions on circuits and systems. II, Express briefs, 2009-12, Vol.56 (12), p.881-885
issn	1549-7747 1558-3791
language	eng
recordid	cdi_ieee_primary_5345790
source	IEEE Xplore (Online service)
subjects	Circuits Delta-sigma (\Delta{-}\Sigma) modulators Digital modulation Frequency conversion Frequency modulation Frequency synthesizers Noise OFDM modulation Phase frequency detector Phase locked loops Phase modulation phase-locked loops (PLLs) Quantization State of the art Synthesis Transceivers Voltage-controlled oscillators
title	Fractional- N Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial
url	http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T10%3A30%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Fractional-%20N%20Phase-Locked-Loop-Based%20Frequency%20Synthesis:%20A%20Tutorial&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20II,%20Express%20briefs&rft.au=Pin-En%20Su&rft.date=2009-12-01&rft.volume=56&rft.issue=12&rft.spage=881&rft.epage=885&rft.pages=881-885&rft.issn=1549-7747&rft.eissn=1558-3791&rft.coden=ICSPE5&rft_id=info:doi/10.1109/TCSII.2009.2035258&rft_dat=%3Cproquest_ieee_%3E1010884429%3C/proquest_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c398t-d3902bb7cc9941bbff0de1d2b23b01a649f58ba38bb08ff9c46281924141493a3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=1010884429&rft_id=info:pmid/&rft_ieee_id=5345790&rfr_iscdi=true