System-level design of a delta-sigma modulator target for next generation wireless application

Delta-sigma (¿¿) converters have been widely used in wireless communications as they provide the most economic speed-accuracy tradeoff. This paper presents the system-level design of a multi-bit continuous-time (CT) ¿¿ analog-to-digital converter (ADC) targeting for the next generation wireless appl...

Full description

Saved in:
Bibliographic Details
Main Authors: Xiaobo Qiu, Siek, L., Kei Tee Tiew
Format: Conference Proceeding
Language:English
Subjects:
Analog-digital conversion
Analog-to-digital converter (ADC)
Application software
Clocks
continuous-time (CT)
Delay systems
Delta modulation
delta-sigma (δΣ) modulation
Digital modulation
MATLAB
multi-bit
system-level
System-level design
Topology
Wireless communication
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Delta-sigma (¿¿) converters have been widely used in wireless communications as they provide the most economic speed-accuracy tradeoff. This paper presents the system-level design of a multi-bit continuous-time (CT) ¿¿ analog-to-digital converter (ADC) targeting for the next generation wireless application. The modulator topology is determined based on the application requirements using MATLAB software. The nonidealities associated with the multi-bit CT ¿¿ modulator, such as excess loop delay, system clock jitter, integrator nonideality and multi-bit digital-to-analog converter (DAC) element mismatch, are also modeled in the system-level. With all the nonidealities included, the designed modulator achieves a dynamic range (DR) of 74dB (12 bits) in a 50-MHz signal bandwidth.
DOI:10.1109/RFIT.2009.5383676