Loading…

Carrier Frequency Offset and I/Q imbalance estimation circuit RTL design for OFDM direct conversion receivers

In this paper, we present a model-based register transfer level (RTL) design of a simple joint parameter method for carrier frequency offset and I/Q imbalance estimation. The estimation scheme is based on a proposed algorithm that uses only two short training symbols for faster estimation. The simpl...

Full description

Saved in:
Bibliographic Details
Main Authors: de Leon, F.A., Lanante, L.A., Kurosaki, M., Ochi, H.
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 191
container_issue
container_start_page 187
container_title
container_volume
creator de Leon, F.A.
Lanante, L.A.
Kurosaki, M.
Ochi, H.
description In this paper, we present a model-based register transfer level (RTL) design of a simple joint parameter method for carrier frequency offset and I/Q imbalance estimation. The estimation scheme is based on a proposed algorithm that uses only two short training symbols for faster estimation. The simple yet robust algorithm is then optimized for field programmable gate array (FPGA) implementation. Simulation results show that the performance of the 16-bit fixed-point system approximates that of the ideal performance of the estimation algorithm.
doi_str_mv 10.1109/ISPACS.2009.5383869
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5383869</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5383869</ieee_id><sourcerecordid>5383869</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-5029005e6f8ece0789028f4cb16767a214c1a54b20280467a5a0fe16d1b0aa853</originalsourceid><addsrcrecordid>eNo1kNFOAjEQRWsMiYL7Bbz0B4Bpt-22j2QVJcGggs-k252aGli0XUz4e3cjzsvk3Nw7uRlCxgymjIGZLTcv83Iz5QBmKnOda2WuyJAJLoQEpuCaZKbQ_yz5gAx7rwFlBL8hWUqf0I2QPNf8lhxKG2PASBcRv0_YuDNde5-wpbap6XL2SsOhsnvbOKSY2nCwbTg21IXoTqGlb9sVrTGFj4b6Y6Trxf0zrUNE11J3bH4wpt7dMYYe7sjA233C7LJH5H3xsC2fJqv147KcryaBFbKdSOAGQKLyuktCoQ1w7YWrmCpUYTkTjlkpKt7JIDpFWvDIVM0qsFbLfETGf3cDIu6-Ylc7nneXd-W_MGxcGg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Carrier Frequency Offset and I/Q imbalance estimation circuit RTL design for OFDM direct conversion receivers</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>de Leon, F.A. ; Lanante, L.A. ; Kurosaki, M. ; Ochi, H.</creator><creatorcontrib>de Leon, F.A. ; Lanante, L.A. ; Kurosaki, M. ; Ochi, H.</creatorcontrib><description>In this paper, we present a model-based register transfer level (RTL) design of a simple joint parameter method for carrier frequency offset and I/Q imbalance estimation. The estimation scheme is based on a proposed algorithm that uses only two short training symbols for faster estimation. The simple yet robust algorithm is then optimized for field programmable gate array (FPGA) implementation. Simulation results show that the performance of the 16-bit fixed-point system approximates that of the ideal performance of the estimation algorithm.</description><identifier>ISBN: 9781424450152</identifier><identifier>ISBN: 1424450152</identifier><identifier>EISBN: 1424450160</identifier><identifier>EISBN: 9781424450169</identifier><identifier>DOI: 10.1109/ISPACS.2009.5383869</identifier><identifier>LCCN: 2009906942</identifier><language>eng</language><publisher>IEEE</publisher><subject>Carrier Frequency Offset ; Circuits ; Field programmable gate arrays ; FPGA ; Frequency conversion ; Frequency estimation ; I/Q Imbalance ; Least squares approximation ; Least Squares Estimate ; Low pass filters ; OFDM ; RTL ; Signal design ; Signal processing algorithms ; Wireless communication</subject><ispartof>2009 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), 2009, p.187-191</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5383869$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5383869$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>de Leon, F.A.</creatorcontrib><creatorcontrib>Lanante, L.A.</creatorcontrib><creatorcontrib>Kurosaki, M.</creatorcontrib><creatorcontrib>Ochi, H.</creatorcontrib><title>Carrier Frequency Offset and I/Q imbalance estimation circuit RTL design for OFDM direct conversion receivers</title><title>2009 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)</title><addtitle>ISPACS</addtitle><description>In this paper, we present a model-based register transfer level (RTL) design of a simple joint parameter method for carrier frequency offset and I/Q imbalance estimation. The estimation scheme is based on a proposed algorithm that uses only two short training symbols for faster estimation. The simple yet robust algorithm is then optimized for field programmable gate array (FPGA) implementation. Simulation results show that the performance of the 16-bit fixed-point system approximates that of the ideal performance of the estimation algorithm.</description><subject>Carrier Frequency Offset</subject><subject>Circuits</subject><subject>Field programmable gate arrays</subject><subject>FPGA</subject><subject>Frequency conversion</subject><subject>Frequency estimation</subject><subject>I/Q Imbalance</subject><subject>Least squares approximation</subject><subject>Least Squares Estimate</subject><subject>Low pass filters</subject><subject>OFDM</subject><subject>RTL</subject><subject>Signal design</subject><subject>Signal processing algorithms</subject><subject>Wireless communication</subject><isbn>9781424450152</isbn><isbn>1424450152</isbn><isbn>1424450160</isbn><isbn>9781424450169</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1kNFOAjEQRWsMiYL7Bbz0B4Bpt-22j2QVJcGggs-k252aGli0XUz4e3cjzsvk3Nw7uRlCxgymjIGZLTcv83Iz5QBmKnOda2WuyJAJLoQEpuCaZKbQ_yz5gAx7rwFlBL8hWUqf0I2QPNf8lhxKG2PASBcRv0_YuDNde5-wpbap6XL2SsOhsnvbOKSY2nCwbTg21IXoTqGlb9sVrTGFj4b6Y6Trxf0zrUNE11J3bH4wpt7dMYYe7sjA233C7LJH5H3xsC2fJqv147KcryaBFbKdSOAGQKLyuktCoQ1w7YWrmCpUYTkTjlkpKt7JIDpFWvDIVM0qsFbLfETGf3cDIu6-Ylc7nneXd-W_MGxcGg</recordid><startdate>200912</startdate><enddate>200912</enddate><creator>de Leon, F.A.</creator><creator>Lanante, L.A.</creator><creator>Kurosaki, M.</creator><creator>Ochi, H.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200912</creationdate><title>Carrier Frequency Offset and I/Q imbalance estimation circuit RTL design for OFDM direct conversion receivers</title><author>de Leon, F.A. ; Lanante, L.A. ; Kurosaki, M. ; Ochi, H.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-5029005e6f8ece0789028f4cb16767a214c1a54b20280467a5a0fe16d1b0aa853</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Carrier Frequency Offset</topic><topic>Circuits</topic><topic>Field programmable gate arrays</topic><topic>FPGA</topic><topic>Frequency conversion</topic><topic>Frequency estimation</topic><topic>I/Q Imbalance</topic><topic>Least squares approximation</topic><topic>Least Squares Estimate</topic><topic>Low pass filters</topic><topic>OFDM</topic><topic>RTL</topic><topic>Signal design</topic><topic>Signal processing algorithms</topic><topic>Wireless communication</topic><toplevel>online_resources</toplevel><creatorcontrib>de Leon, F.A.</creatorcontrib><creatorcontrib>Lanante, L.A.</creatorcontrib><creatorcontrib>Kurosaki, M.</creatorcontrib><creatorcontrib>Ochi, H.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>de Leon, F.A.</au><au>Lanante, L.A.</au><au>Kurosaki, M.</au><au>Ochi, H.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Carrier Frequency Offset and I/Q imbalance estimation circuit RTL design for OFDM direct conversion receivers</atitle><btitle>2009 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)</btitle><stitle>ISPACS</stitle><date>2009-12</date><risdate>2009</risdate><spage>187</spage><epage>191</epage><pages>187-191</pages><isbn>9781424450152</isbn><isbn>1424450152</isbn><eisbn>1424450160</eisbn><eisbn>9781424450169</eisbn><abstract>In this paper, we present a model-based register transfer level (RTL) design of a simple joint parameter method for carrier frequency offset and I/Q imbalance estimation. The estimation scheme is based on a proposed algorithm that uses only two short training symbols for faster estimation. The simple yet robust algorithm is then optimized for field programmable gate array (FPGA) implementation. Simulation results show that the performance of the 16-bit fixed-point system approximates that of the ideal performance of the estimation algorithm.</abstract><pub>IEEE</pub><doi>10.1109/ISPACS.2009.5383869</doi><tpages>5</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9781424450152
ispartof 2009 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), 2009, p.187-191
issn
language eng
recordid cdi_ieee_primary_5383869
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Carrier Frequency Offset
Circuits
Field programmable gate arrays
FPGA
Frequency conversion
Frequency estimation
I/Q Imbalance
Least squares approximation
Least Squares Estimate
Low pass filters
OFDM
RTL
Signal design
Signal processing algorithms
Wireless communication
title Carrier Frequency Offset and I/Q imbalance estimation circuit RTL design for OFDM direct conversion receivers
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T04%3A38%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Carrier%20Frequency%20Offset%20and%20I/Q%20imbalance%20estimation%20circuit%20RTL%20design%20for%20OFDM%20direct%20conversion%20receivers&rft.btitle=2009%20International%20Symposium%20on%20Intelligent%20Signal%20Processing%20and%20Communication%20Systems%20(ISPACS)&rft.au=de%20Leon,%20F.A.&rft.date=2009-12&rft.spage=187&rft.epage=191&rft.pages=187-191&rft.isbn=9781424450152&rft.isbn_list=1424450152&rft_id=info:doi/10.1109/ISPACS.2009.5383869&rft.eisbn=1424450160&rft.eisbn_list=9781424450169&rft_dat=%3Cieee_6IE%3E5383869%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-5029005e6f8ece0789028f4cb16767a214c1a54b20280467a5a0fe16d1b0aa853%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5383869&rfr_iscdi=true