An area optimized implementation of the Advanced Encryption Standard

Since its adoption as a new encryption standard by NIST, the Advanced Encryption Standard (AES) has become the default choice for various security services in many applications. On the other hand, a straightforward hardware implementation of the AES may not satisfy the tight constraints of several r...

Full description

Saved in:
Bibliographic Details
Main Authors: Kamal, A.A., Youssef, A.M.
Format: Conference Proceeding
Language:English
Subjects:
Cryptography
Design optimization
Hardware
Information systems
Microelectronics
NIST
Polynomials
Radiofrequency identification
RFID tags
Systems engineering and theory
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 162
container_issue
container_start_page 159
container_title
container_volume
creator Kamal, A.A.
Youssef, A.M.
description Since its adoption as a new encryption standard by NIST, the Advanced Encryption Standard (AES) has become the default choice for various security services in many applications. On the other hand, a straightforward hardware implementation of the AES may not satisfy the tight constraints of several resource limited devices such as radio frequency identification (RFID) tags and tiny sensor networks. In this paper, we explore several area optimization options for the AES. Our area optimized implementation for AES-128 ECB encryption/decryption engine requires 2732 slices of a Xilinx Virtex-II XC2V1000bg575, runs at a maximum clock speed of 98.95 MHz and produces a throughput of up to 29.32 Mbps.
doi_str_mv 10.1109/ICM.2008.5393805
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_5393805</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5393805</ieee_id><sourcerecordid>5393805</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-c657d7d515c14922b451799d16629c7a08a140c13f20abf80ea1aaa14f3d41b53</originalsourceid><addsrcrecordid>eNotUEtLw0AQXtGCbc1d8LJ_IHVmH9nsMcRWCxUP6rlMshtcaR4kQai_3qj5LsP3mI9hGLtF2CCCvd_nzxsBkG60tDIFfcEia1JUQikhDehLtppJYtUVWwrUNsYkgQVb_e5ZEDZJrlk0DJ8wQWk5JZfsIWs49Z54242hDt_e8VB3J1_7ZqQxtA1vKz5-eJ65L2rKyd42ZX_u_qzXkRpHvbthi4pOg4_muWbvu-1b_hQfXh73eXaIAxo9xmWijTNOoy5RWSEKpdFY66YzhS0NQUqooERZCaCiSsETEk1aJZ3CQss1u_vvDd77Y9eHmvrzcf6I_AEj8U77</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An area optimized implementation of the Advanced Encryption Standard</title><source>IEEE Xplore All Conference Series</source><creator>Kamal, A.A. ; Youssef, A.M.</creator><creatorcontrib>Kamal, A.A. ; Youssef, A.M.</creatorcontrib><description>Since its adoption as a new encryption standard by NIST, the Advanced Encryption Standard (AES) has become the default choice for various security services in many applications. On the other hand, a straightforward hardware implementation of the AES may not satisfy the tight constraints of several resource limited devices such as radio frequency identification (RFID) tags and tiny sensor networks. In this paper, we explore several area optimization options for the AES. Our area optimized implementation for AES-128 ECB encryption/decryption engine requires 2732 slices of a Xilinx Virtex-II XC2V1000bg575, runs at a maximum clock speed of 98.95 MHz and produces a throughput of up to 29.32 Mbps.</description><identifier>ISSN: 2159-1660</identifier><identifier>ISBN: 1424423694</identifier><identifier>ISBN: 9781424423699</identifier><identifier>EISBN: 9781424423705</identifier><identifier>EISBN: 1424423708</identifier><identifier>DOI: 10.1109/ICM.2008.5393805</identifier><identifier>LCCN: 2008902966</identifier><language>eng</language><publisher>IEEE</publisher><subject>Cryptography ; Design optimization ; Hardware ; Information systems ; Microelectronics ; NIST ; Polynomials ; Radiofrequency identification ; RFID tags ; Systems engineering and theory</subject><ispartof>2008 International Conference on Microelectronics, 2008, p.159-162</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5393805$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5393805$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kamal, A.A.</creatorcontrib><creatorcontrib>Youssef, A.M.</creatorcontrib><title>An area optimized implementation of the Advanced Encryption Standard</title><title>2008 International Conference on Microelectronics</title><addtitle>ICM</addtitle><description>Since its adoption as a new encryption standard by NIST, the Advanced Encryption Standard (AES) has become the default choice for various security services in many applications. On the other hand, a straightforward hardware implementation of the AES may not satisfy the tight constraints of several resource limited devices such as radio frequency identification (RFID) tags and tiny sensor networks. In this paper, we explore several area optimization options for the AES. Our area optimized implementation for AES-128 ECB encryption/decryption engine requires 2732 slices of a Xilinx Virtex-II XC2V1000bg575, runs at a maximum clock speed of 98.95 MHz and produces a throughput of up to 29.32 Mbps.</description><subject>Cryptography</subject><subject>Design optimization</subject><subject>Hardware</subject><subject>Information systems</subject><subject>Microelectronics</subject><subject>NIST</subject><subject>Polynomials</subject><subject>Radiofrequency identification</subject><subject>RFID tags</subject><subject>Systems engineering and theory</subject><issn>2159-1660</issn><isbn>1424423694</isbn><isbn>9781424423699</isbn><isbn>9781424423705</isbn><isbn>1424423708</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotUEtLw0AQXtGCbc1d8LJ_IHVmH9nsMcRWCxUP6rlMshtcaR4kQai_3qj5LsP3mI9hGLtF2CCCvd_nzxsBkG60tDIFfcEia1JUQikhDehLtppJYtUVWwrUNsYkgQVb_e5ZEDZJrlk0DJ8wQWk5JZfsIWs49Z54242hDt_e8VB3J1_7ZqQxtA1vKz5-eJ65L2rKyd42ZX_u_qzXkRpHvbthi4pOg4_muWbvu-1b_hQfXh73eXaIAxo9xmWijTNOoy5RWSEKpdFY66YzhS0NQUqooERZCaCiSsETEk1aJZ3CQss1u_vvDd77Y9eHmvrzcf6I_AEj8U77</recordid><startdate>200812</startdate><enddate>200812</enddate><creator>Kamal, A.A.</creator><creator>Youssef, A.M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200812</creationdate><title>An area optimized implementation of the Advanced Encryption Standard</title><author>Kamal, A.A. ; Youssef, A.M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-c657d7d515c14922b451799d16629c7a08a140c13f20abf80ea1aaa14f3d41b53</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Cryptography</topic><topic>Design optimization</topic><topic>Hardware</topic><topic>Information systems</topic><topic>Microelectronics</topic><topic>NIST</topic><topic>Polynomials</topic><topic>Radiofrequency identification</topic><topic>RFID tags</topic><topic>Systems engineering and theory</topic><toplevel>online_resources</toplevel><creatorcontrib>Kamal, A.A.</creatorcontrib><creatorcontrib>Youssef, A.M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kamal, A.A.</au><au>Youssef, A.M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An area optimized implementation of the Advanced Encryption Standard</atitle><btitle>2008 International Conference on Microelectronics</btitle><stitle>ICM</stitle><date>2008-12</date><risdate>2008</risdate><spage>159</spage><epage>162</epage><pages>159-162</pages><issn>2159-1660</issn><isbn>1424423694</isbn><isbn>9781424423699</isbn><eisbn>9781424423705</eisbn><eisbn>1424423708</eisbn><abstract>Since its adoption as a new encryption standard by NIST, the Advanced Encryption Standard (AES) has become the default choice for various security services in many applications. On the other hand, a straightforward hardware implementation of the AES may not satisfy the tight constraints of several resource limited devices such as radio frequency identification (RFID) tags and tiny sensor networks. In this paper, we explore several area optimization options for the AES. Our area optimized implementation for AES-128 ECB encryption/decryption engine requires 2732 slices of a Xilinx Virtex-II XC2V1000bg575, runs at a maximum clock speed of 98.95 MHz and produces a throughput of up to 29.32 Mbps.</abstract><pub>IEEE</pub><doi>10.1109/ICM.2008.5393805</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2159-1660
ispartof 2008 International Conference on Microelectronics, 2008, p.159-162
issn 2159-1660
language eng
recordid cdi_ieee_primary_5393805
source IEEE Xplore All Conference Series
subjects Cryptography
Design optimization
Hardware
Information systems
Microelectronics
NIST
Polynomials
Radiofrequency identification
RFID tags
Systems engineering and theory
title An area optimized implementation of the Advanced Encryption Standard
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T18%3A43%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20area%20optimized%20implementation%20of%20the%20Advanced%20Encryption%20Standard&rft.btitle=2008%20International%20Conference%20on%20Microelectronics&rft.au=Kamal,%20A.A.&rft.date=2008-12&rft.spage=159&rft.epage=162&rft.pages=159-162&rft.issn=2159-1660&rft.isbn=1424423694&rft.isbn_list=9781424423699&rft_id=info:doi/10.1109/ICM.2008.5393805&rft.eisbn=9781424423705&rft.eisbn_list=1424423708&rft_dat=%3Cieee_CHZPO%3E5393805%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-c657d7d515c14922b451799d16629c7a08a140c13f20abf80ea1aaa14f3d41b53%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5393805&rfr_iscdi=true