Loading…
Design of quaternary sequential circuits using a newly proposed quaternary algebra
Using a novel quaternary algebra, several sequential circuits are designed. The quaternary logic scheme used here is obtained by extending Boolean algebra into quaternary domain. A set of operators capable of handling both coupled-binary and ordinary inputs are used to design the sequential circuit...
Saved in:
| Main Authors: | , , , , |
|---|---|
| Format: | Conference Proceeding |
| Language: | English |
| Subjects: | |
| Online Access: | Request full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| cited_by | |
|---|---|
| cites | |
| container_end_page | 208 |
| container_issue | |
| container_start_page | 203 |
| container_title | |
| container_volume | |
| creator | Jahangir, I. Hasan, D. Siddique, N.A. Islam, S. Hasan, M.M. |
| description | Using a novel quaternary algebra, several sequential circuits are designed. The quaternary logic scheme used here is obtained by extending Boolean algebra into quaternary domain. A set of operators capable of handling both coupled-binary and ordinary inputs are used to design the sequential circuit elements such as latches, flip-flops, registers and counters. Sufficient conditions for stable operation of the sequential blocks are derived mathematically and demonstrated graphically using simulated timing diagrams. |
| doi_str_mv | 10.1109/ICCIT.2009.5407139 |
| format | conference_proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5407139</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5407139</ieee_id><sourcerecordid>5407139</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-84bb7caad64a66e80fea295dca66521e29ffa021ce2eab9d8c6443bddc5b3ee13</originalsourceid><addsrcrecordid>eNpVUEtLxDAYjIigrP0DeskfaM2rjxylvgoLgvS-fEm-lkhtu0mL7L-34B505jDMYYZhCLnjLOOc6Yemrps2E4zpLFes5FJfkESXFVdCqUJUil_-85xdkyTGT7ZB6o3lDfl4wuj7kU4dPa6wYBghnGjE44rj4mGg1ge7-iXSNfqxp0BH_B5OdA7TPEV0f1Mw9GgC3JKrDoaIyVl3pH15buu3dP_-2tSP-9RrtqSVMqa0AK5QUBRYsQ5B6NzZzeWCo9BdB0xwiwLBaFfZQilpnLO5kYhc7sj9b61HxMMc_Ne24XA-Qv4A3GBUHQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Design of quaternary sequential circuits using a newly proposed quaternary algebra</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Jahangir, I. ; Hasan, D. ; Siddique, N.A. ; Islam, S. ; Hasan, M.M.</creator><creatorcontrib>Jahangir, I. ; Hasan, D. ; Siddique, N.A. ; Islam, S. ; Hasan, M.M.</creatorcontrib><description>Using a novel quaternary algebra, several sequential circuits are designed. The quaternary logic scheme used here is obtained by extending Boolean algebra into quaternary domain. A set of operators capable of handling both coupled-binary and ordinary inputs are used to design the sequential circuit elements such as latches, flip-flops, registers and counters. Sufficient conditions for stable operation of the sequential blocks are derived mathematically and demonstrated graphically using simulated timing diagrams.</description><identifier>ISBN: 9781424462810</identifier><identifier>ISBN: 1424462819</identifier><identifier>EISBN: 9781424462841</identifier><identifier>EISBN: 1424462843</identifier><identifier>EISBN: 9781424462834</identifier><identifier>EISBN: 1424462835</identifier><identifier>DOI: 10.1109/ICCIT.2009.5407139</identifier><language>eng</language><publisher>IEEE</publisher><subject>Boolean algebra ; Circuit simulation ; Counters ; Counting circuits ; Coupling circuits ; Flip-flops ; Latches ; Logic functions ; quaternary sequential circuits ; Registers ; Sequential circuits ; Sufficient conditions</subject><ispartof>2009 12th International Conference on Computers and Information Technology, 2009, p.203-208</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5407139$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5407139$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Jahangir, I.</creatorcontrib><creatorcontrib>Hasan, D.</creatorcontrib><creatorcontrib>Siddique, N.A.</creatorcontrib><creatorcontrib>Islam, S.</creatorcontrib><creatorcontrib>Hasan, M.M.</creatorcontrib><title>Design of quaternary sequential circuits using a newly proposed quaternary algebra</title><title>2009 12th International Conference on Computers and Information Technology</title><addtitle>ICCIT</addtitle><description>Using a novel quaternary algebra, several sequential circuits are designed. The quaternary logic scheme used here is obtained by extending Boolean algebra into quaternary domain. A set of operators capable of handling both coupled-binary and ordinary inputs are used to design the sequential circuit elements such as latches, flip-flops, registers and counters. Sufficient conditions for stable operation of the sequential blocks are derived mathematically and demonstrated graphically using simulated timing diagrams.</description><subject>Boolean algebra</subject><subject>Circuit simulation</subject><subject>Counters</subject><subject>Counting circuits</subject><subject>Coupling circuits</subject><subject>Flip-flops</subject><subject>Latches</subject><subject>Logic functions</subject><subject>quaternary sequential circuits</subject><subject>Registers</subject><subject>Sequential circuits</subject><subject>Sufficient conditions</subject><isbn>9781424462810</isbn><isbn>1424462819</isbn><isbn>9781424462841</isbn><isbn>1424462843</isbn><isbn>9781424462834</isbn><isbn>1424462835</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpVUEtLxDAYjIigrP0DeskfaM2rjxylvgoLgvS-fEm-lkhtu0mL7L-34B505jDMYYZhCLnjLOOc6Yemrps2E4zpLFes5FJfkESXFVdCqUJUil_-85xdkyTGT7ZB6o3lDfl4wuj7kU4dPa6wYBghnGjE44rj4mGg1ge7-iXSNfqxp0BH_B5OdA7TPEV0f1Mw9GgC3JKrDoaIyVl3pH15buu3dP_-2tSP-9RrtqSVMqa0AK5QUBRYsQ5B6NzZzeWCo9BdB0xwiwLBaFfZQilpnLO5kYhc7sj9b61HxMMc_Ne24XA-Qv4A3GBUHQ</recordid><startdate>200912</startdate><enddate>200912</enddate><creator>Jahangir, I.</creator><creator>Hasan, D.</creator><creator>Siddique, N.A.</creator><creator>Islam, S.</creator><creator>Hasan, M.M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200912</creationdate><title>Design of quaternary sequential circuits using a newly proposed quaternary algebra</title><author>Jahangir, I. ; Hasan, D. ; Siddique, N.A. ; Islam, S. ; Hasan, M.M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-84bb7caad64a66e80fea295dca66521e29ffa021ce2eab9d8c6443bddc5b3ee13</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Boolean algebra</topic><topic>Circuit simulation</topic><topic>Counters</topic><topic>Counting circuits</topic><topic>Coupling circuits</topic><topic>Flip-flops</topic><topic>Latches</topic><topic>Logic functions</topic><topic>quaternary sequential circuits</topic><topic>Registers</topic><topic>Sequential circuits</topic><topic>Sufficient conditions</topic><toplevel>online_resources</toplevel><creatorcontrib>Jahangir, I.</creatorcontrib><creatorcontrib>Hasan, D.</creatorcontrib><creatorcontrib>Siddique, N.A.</creatorcontrib><creatorcontrib>Islam, S.</creatorcontrib><creatorcontrib>Hasan, M.M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jahangir, I.</au><au>Hasan, D.</au><au>Siddique, N.A.</au><au>Islam, S.</au><au>Hasan, M.M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Design of quaternary sequential circuits using a newly proposed quaternary algebra</atitle><btitle>2009 12th International Conference on Computers and Information Technology</btitle><stitle>ICCIT</stitle><date>2009-12</date><risdate>2009</risdate><spage>203</spage><epage>208</epage><pages>203-208</pages><isbn>9781424462810</isbn><isbn>1424462819</isbn><eisbn>9781424462841</eisbn><eisbn>1424462843</eisbn><eisbn>9781424462834</eisbn><eisbn>1424462835</eisbn><abstract>Using a novel quaternary algebra, several sequential circuits are designed. The quaternary logic scheme used here is obtained by extending Boolean algebra into quaternary domain. A set of operators capable of handling both coupled-binary and ordinary inputs are used to design the sequential circuit elements such as latches, flip-flops, registers and counters. Sufficient conditions for stable operation of the sequential blocks are derived mathematically and demonstrated graphically using simulated timing diagrams.</abstract><pub>IEEE</pub><doi>10.1109/ICCIT.2009.5407139</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 9781424462810 |
| ispartof | 2009 12th International Conference on Computers and Information Technology, 2009, p.203-208 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_5407139 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Boolean algebra Circuit simulation Counters Counting circuits Coupling circuits Flip-flops Latches Logic functions quaternary sequential circuits Registers Sequential circuits Sufficient conditions |
| title | Design of quaternary sequential circuits using a newly proposed quaternary algebra |
| url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T14%3A55%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Design%20of%20quaternary%20sequential%20circuits%20using%20a%20newly%20proposed%20quaternary%20algebra&rft.btitle=2009%2012th%20International%20Conference%20on%20Computers%20and%20Information%20Technology&rft.au=Jahangir,%20I.&rft.date=2009-12&rft.spage=203&rft.epage=208&rft.pages=203-208&rft.isbn=9781424462810&rft.isbn_list=1424462819&rft_id=info:doi/10.1109/ICCIT.2009.5407139&rft.eisbn=9781424462841&rft.eisbn_list=1424462843&rft.eisbn_list=9781424462834&rft.eisbn_list=1424462835&rft_dat=%3Cieee_6IE%3E5407139%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-84bb7caad64a66e80fea295dca66521e29ffa021ce2eab9d8c6443bddc5b3ee13%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5407139&rfr_iscdi=true |