Design challenges in nanometric embedded memories

Embedded memories comprise over half the die area in modern SOC ICs. These circuits enable large gains in performance, however they bring with them many challenges. As CMOS technology scales deep into the nano-metric region the size and density of embedded memories are increasing, both of which resu...

Full description

Saved in:
Bibliographic Details
Main Authors: Rennie, D.J., Shakir, T., Sachdev, M.
Format: Conference Proceeding
Language:English
Subjects:
Circuits and systems
CMOS
CMOS integrated circuits
CMOS memory circuits
CMOS process
CMOS technology
Delay
Joining processes
MOSFETs
Random access memory
scaling
Signal design
soft error
SRAM
variability
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 8
container_issue
container_start_page 1
container_title
container_volume
creator Rennie, D.J.
Shakir, T.
Sachdev, M.
description Embedded memories comprise over half the die area in modern SOC ICs. These circuits enable large gains in performance, however they bring with them many challenges. As CMOS technology scales deep into the nano-metric region the size and density of embedded memories are increasing, both of which result in increased challenges for designers. This paper describes the design challenges intrinsic to the implementation of embedded memories in modern nanometric CMOS processes.
doi_str_mv 10.1109/ICSCS.2009.5412617
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5412617</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5412617</ieee_id><sourcerecordid>5412617</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-9451a5aa4186dcde9e8bca47b94d001b103b632cf262a363bb4c403bc70b72893</originalsourceid><addsrcrecordid>eNpFj81KA0EQhEckoIl5Ab3sC2zsnumdn6OsGgMBD8k9zE8njuxuZCcX396IAetS1EdRUELcIywQwT2u2k27WUgAt2gIpUZzJaZIkoiUs-76PxiYiOlv0YE0Vt-IeSmfcBY10il7K_CZSz4MVfzwXcfDgUuVh2rww7Hn05hjxX3glDhVPffHMXO5E5O97wrPLz4T29eXbftWr9-Xq_ZpXWcHp9pRg77xntDqFBM7tiF6MsFRAsCAoIJWMu6lll5pFQJFOrNoIBhpnZqJh7_ZzMy7rzH3fvzeXe6qH3GyRkk</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Design challenges in nanometric embedded memories</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Rennie, D.J. ; Shakir, T. ; Sachdev, M.</creator><creatorcontrib>Rennie, D.J. ; Shakir, T. ; Sachdev, M.</creatorcontrib><description>Embedded memories comprise over half the die area in modern SOC ICs. These circuits enable large gains in performance, however they bring with them many challenges. As CMOS technology scales deep into the nano-metric region the size and density of embedded memories are increasing, both of which result in increased challenges for designers. This paper describes the design challenges intrinsic to the implementation of embedded memories in modern nanometric CMOS processes.</description><identifier>ISBN: 1424443970</identifier><identifier>ISBN: 9781424443970</identifier><identifier>EISBN: 1424443989</identifier><identifier>EISBN: 9781424443987</identifier><identifier>DOI: 10.1109/ICSCS.2009.5412617</identifier><identifier>LCCN: 2009902786</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuits and systems ; CMOS ; CMOS integrated circuits ; CMOS memory circuits ; CMOS process ; CMOS technology ; Delay ; Joining processes ; MOSFETs ; Random access memory ; scaling ; Signal design ; soft error ; SRAM ; variability</subject><ispartof>2009 3rd International Conference on Signals, Circuits and Systems (SCS), 2009, p.1-8</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5412617$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5412617$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Rennie, D.J.</creatorcontrib><creatorcontrib>Shakir, T.</creatorcontrib><creatorcontrib>Sachdev, M.</creatorcontrib><title>Design challenges in nanometric embedded memories</title><title>2009 3rd International Conference on Signals, Circuits and Systems (SCS)</title><addtitle>ICSCS</addtitle><description>Embedded memories comprise over half the die area in modern SOC ICs. These circuits enable large gains in performance, however they bring with them many challenges. As CMOS technology scales deep into the nano-metric region the size and density of embedded memories are increasing, both of which result in increased challenges for designers. This paper describes the design challenges intrinsic to the implementation of embedded memories in modern nanometric CMOS processes.</description><subject>Circuits and systems</subject><subject>CMOS</subject><subject>CMOS integrated circuits</subject><subject>CMOS memory circuits</subject><subject>CMOS process</subject><subject>CMOS technology</subject><subject>Delay</subject><subject>Joining processes</subject><subject>MOSFETs</subject><subject>Random access memory</subject><subject>scaling</subject><subject>Signal design</subject><subject>soft error</subject><subject>SRAM</subject><subject>variability</subject><isbn>1424443970</isbn><isbn>9781424443970</isbn><isbn>1424443989</isbn><isbn>9781424443987</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpFj81KA0EQhEckoIl5Ab3sC2zsnumdn6OsGgMBD8k9zE8njuxuZCcX396IAetS1EdRUELcIywQwT2u2k27WUgAt2gIpUZzJaZIkoiUs-76PxiYiOlv0YE0Vt-IeSmfcBY10il7K_CZSz4MVfzwXcfDgUuVh2rww7Hn05hjxX3glDhVPffHMXO5E5O97wrPLz4T29eXbftWr9-Xq_ZpXWcHp9pRg77xntDqFBM7tiF6MsFRAsCAoIJWMu6lll5pFQJFOrNoIBhpnZqJh7_ZzMy7rzH3fvzeXe6qH3GyRkk</recordid><startdate>200911</startdate><enddate>200911</enddate><creator>Rennie, D.J.</creator><creator>Shakir, T.</creator><creator>Sachdev, M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200911</creationdate><title>Design challenges in nanometric embedded memories</title><author>Rennie, D.J. ; Shakir, T. ; Sachdev, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-9451a5aa4186dcde9e8bca47b94d001b103b632cf262a363bb4c403bc70b72893</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Circuits and systems</topic><topic>CMOS</topic><topic>CMOS integrated circuits</topic><topic>CMOS memory circuits</topic><topic>CMOS process</topic><topic>CMOS technology</topic><topic>Delay</topic><topic>Joining processes</topic><topic>MOSFETs</topic><topic>Random access memory</topic><topic>scaling</topic><topic>Signal design</topic><topic>soft error</topic><topic>SRAM</topic><topic>variability</topic><toplevel>online_resources</toplevel><creatorcontrib>Rennie, D.J.</creatorcontrib><creatorcontrib>Shakir, T.</creatorcontrib><creatorcontrib>Sachdev, M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Rennie, D.J.</au><au>Shakir, T.</au><au>Sachdev, M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Design challenges in nanometric embedded memories</atitle><btitle>2009 3rd International Conference on Signals, Circuits and Systems (SCS)</btitle><stitle>ICSCS</stitle><date>2009-11</date><risdate>2009</risdate><spage>1</spage><epage>8</epage><pages>1-8</pages><isbn>1424443970</isbn><isbn>9781424443970</isbn><eisbn>1424443989</eisbn><eisbn>9781424443987</eisbn><abstract>Embedded memories comprise over half the die area in modern SOC ICs. These circuits enable large gains in performance, however they bring with them many challenges. As CMOS technology scales deep into the nano-metric region the size and density of embedded memories are increasing, both of which result in increased challenges for designers. This paper describes the design challenges intrinsic to the implementation of embedded memories in modern nanometric CMOS processes.</abstract><pub>IEEE</pub><doi>10.1109/ICSCS.2009.5412617</doi><tpages>8</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 1424443970
ispartof 2009 3rd International Conference on Signals, Circuits and Systems (SCS), 2009, p.1-8
issn
language eng
recordid cdi_ieee_primary_5412617
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Circuits and systems
CMOS
CMOS integrated circuits
CMOS memory circuits
CMOS process
CMOS technology
Delay
Joining processes
MOSFETs
Random access memory
scaling
Signal design
soft error
SRAM
variability
title Design challenges in nanometric embedded memories
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T03%3A00%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Design%20challenges%20in%20nanometric%20embedded%20memories&rft.btitle=2009%203rd%20International%20Conference%20on%20Signals,%20Circuits%20and%20Systems%20(SCS)&rft.au=Rennie,%20D.J.&rft.date=2009-11&rft.spage=1&rft.epage=8&rft.pages=1-8&rft.isbn=1424443970&rft.isbn_list=9781424443970&rft_id=info:doi/10.1109/ICSCS.2009.5412617&rft.eisbn=1424443989&rft.eisbn_list=9781424443987&rft_dat=%3Cieee_6IE%3E5412617%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-9451a5aa4186dcde9e8bca47b94d001b103b632cf262a363bb4c403bc70b72893%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5412617&rfr_iscdi=true