Area and power reduction techniques for time-based image sensor pixel design

This paper presents analytical considerations and practical thoughts leading to the design and implementation of a low power, small-area voltage comparator for pixel-level signal processing in time-based image sensors. The circuit is based on a standard two-stage operational amplifier topology and f...

Full description

Saved in:
Bibliographic Details
Main Authors: Matolin, D., Posch, C., Wohlgenannt, R.
Format: Conference Proceeding
Language:English
Subjects:
Circuits
Energy consumption
Image analysis
Image sensors
Low voltage
Operational amplifiers
Pixel
Signal analysis
Signal design
Signal processing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 417
container_issue
container_start_page 414
container_title
container_volume
creator Matolin, D.
Posch, C.
Wohlgenannt, R.
description This paper presents analytical considerations and practical thoughts leading to the design and implementation of a low power, small-area voltage comparator for pixel-level signal processing in time-based image sensors. The circuit is based on a standard two-stage operational amplifier topology and features an offset suppression technique to minimize the area requirements, a tunable hysteresis and a novel dynamic current control scheme to reduce power consumption. The circuit has been implemented in a QVGA asynchronous pixel array, fabricated in standard 0.18¿m CMOS process. We present the circuit concept and design considerations aiming at minimum power consumption and silicon area. Measurements from the fabricated chip are shown and compared to results from theoretical groundwork.
doi_str_mv 10.1109/ICM.2009.5418593
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5418593</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5418593</ieee_id><sourcerecordid>5418593</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-4818eb061f9d539f1994f63bc1aa1e6efeeb3495a10671203d4b811aee05a5293</originalsourceid><addsrcrecordid>eNo1kE9Lw0AUxFdUsNbcBS_7BRL37Z8k71iC1kLES-9lk32pK20Sd1PUb2_AOpdhfodhGMbuQWQAAh831WsmhcDMaCgNqgt2C1pqbUow6pIlWJT_WcMVW0gwmEKeixuWxPghZmkjC4MLVq8CWW57x8fhiwIP5E7t5IeeT9S-9_7zRJF3Q-CTP1La2EiO-6PdE4_Ux5mP_psO3FH0-_6OXXf2ECk5-5Jtn5-21Utav6031apOPYop1SWU1IgcOnRGYQeIustV04K1QDl1RI3SaCyIvAAplNNNCWCJhLFGolqyh79aT0S7Mcx7ws_u_IX6BXAbT_I</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Area and power reduction techniques for time-based image sensor pixel design</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Matolin, D. ; Posch, C. ; Wohlgenannt, R.</creator><creatorcontrib>Matolin, D. ; Posch, C. ; Wohlgenannt, R.</creatorcontrib><description>This paper presents analytical considerations and practical thoughts leading to the design and implementation of a low power, small-area voltage comparator for pixel-level signal processing in time-based image sensors. The circuit is based on a standard two-stage operational amplifier topology and features an offset suppression technique to minimize the area requirements, a tunable hysteresis and a novel dynamic current control scheme to reduce power consumption. The circuit has been implemented in a QVGA asynchronous pixel array, fabricated in standard 0.18¿m CMOS process. We present the circuit concept and design considerations aiming at minimum power consumption and silicon area. Measurements from the fabricated chip are shown and compared to results from theoretical groundwork.</description><identifier>ISSN: 2159-1660</identifier><identifier>ISBN: 9781424458141</identifier><identifier>ISBN: 1424458145</identifier><identifier>EISBN: 1424458153</identifier><identifier>EISBN: 9781424458165</identifier><identifier>EISBN: 9781424458158</identifier><identifier>EISBN: 1424458161</identifier><identifier>DOI: 10.1109/ICM.2009.5418593</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuits ; Energy consumption ; Image analysis ; Image sensors ; Low voltage ; Operational amplifiers ; Pixel ; Signal analysis ; Signal design ; Signal processing</subject><ispartof>2009 International Conference on Microelectronics - ICM, 2009, p.414-417</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5418593$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,27906,54536,54901,54913</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5418593$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Matolin, D.</creatorcontrib><creatorcontrib>Posch, C.</creatorcontrib><creatorcontrib>Wohlgenannt, R.</creatorcontrib><title>Area and power reduction techniques for time-based image sensor pixel design</title><title>2009 International Conference on Microelectronics - ICM</title><addtitle>ICM</addtitle><description>This paper presents analytical considerations and practical thoughts leading to the design and implementation of a low power, small-area voltage comparator for pixel-level signal processing in time-based image sensors. The circuit is based on a standard two-stage operational amplifier topology and features an offset suppression technique to minimize the area requirements, a tunable hysteresis and a novel dynamic current control scheme to reduce power consumption. The circuit has been implemented in a QVGA asynchronous pixel array, fabricated in standard 0.18¿m CMOS process. We present the circuit concept and design considerations aiming at minimum power consumption and silicon area. Measurements from the fabricated chip are shown and compared to results from theoretical groundwork.</description><subject>Circuits</subject><subject>Energy consumption</subject><subject>Image analysis</subject><subject>Image sensors</subject><subject>Low voltage</subject><subject>Operational amplifiers</subject><subject>Pixel</subject><subject>Signal analysis</subject><subject>Signal design</subject><subject>Signal processing</subject><issn>2159-1660</issn><isbn>9781424458141</isbn><isbn>1424458145</isbn><isbn>1424458153</isbn><isbn>9781424458165</isbn><isbn>9781424458158</isbn><isbn>1424458161</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1kE9Lw0AUxFdUsNbcBS_7BRL37Z8k71iC1kLES-9lk32pK20Sd1PUb2_AOpdhfodhGMbuQWQAAh831WsmhcDMaCgNqgt2C1pqbUow6pIlWJT_WcMVW0gwmEKeixuWxPghZmkjC4MLVq8CWW57x8fhiwIP5E7t5IeeT9S-9_7zRJF3Q-CTP1La2EiO-6PdE4_Ux5mP_psO3FH0-_6OXXf2ECk5-5Jtn5-21Utav6031apOPYop1SWU1IgcOnRGYQeIustV04K1QDl1RI3SaCyIvAAplNNNCWCJhLFGolqyh79aT0S7Mcx7ws_u_IX6BXAbT_I</recordid><startdate>200912</startdate><enddate>200912</enddate><creator>Matolin, D.</creator><creator>Posch, C.</creator><creator>Wohlgenannt, R.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200912</creationdate><title>Area and power reduction techniques for time-based image sensor pixel design</title><author>Matolin, D. ; Posch, C. ; Wohlgenannt, R.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-4818eb061f9d539f1994f63bc1aa1e6efeeb3495a10671203d4b811aee05a5293</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Circuits</topic><topic>Energy consumption</topic><topic>Image analysis</topic><topic>Image sensors</topic><topic>Low voltage</topic><topic>Operational amplifiers</topic><topic>Pixel</topic><topic>Signal analysis</topic><topic>Signal design</topic><topic>Signal processing</topic><toplevel>online_resources</toplevel><creatorcontrib>Matolin, D.</creatorcontrib><creatorcontrib>Posch, C.</creatorcontrib><creatorcontrib>Wohlgenannt, R.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Matolin, D.</au><au>Posch, C.</au><au>Wohlgenannt, R.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Area and power reduction techniques for time-based image sensor pixel design</atitle><btitle>2009 International Conference on Microelectronics - ICM</btitle><stitle>ICM</stitle><date>2009-12</date><risdate>2009</risdate><spage>414</spage><epage>417</epage><pages>414-417</pages><issn>2159-1660</issn><isbn>9781424458141</isbn><isbn>1424458145</isbn><eisbn>1424458153</eisbn><eisbn>9781424458165</eisbn><eisbn>9781424458158</eisbn><eisbn>1424458161</eisbn><abstract>This paper presents analytical considerations and practical thoughts leading to the design and implementation of a low power, small-area voltage comparator for pixel-level signal processing in time-based image sensors. The circuit is based on a standard two-stage operational amplifier topology and features an offset suppression technique to minimize the area requirements, a tunable hysteresis and a novel dynamic current control scheme to reduce power consumption. The circuit has been implemented in a QVGA asynchronous pixel array, fabricated in standard 0.18¿m CMOS process. We present the circuit concept and design considerations aiming at minimum power consumption and silicon area. Measurements from the fabricated chip are shown and compared to results from theoretical groundwork.</abstract><pub>IEEE</pub><doi>10.1109/ICM.2009.5418593</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2159-1660
ispartof 2009 International Conference on Microelectronics - ICM, 2009, p.414-417
issn 2159-1660
language eng
recordid cdi_ieee_primary_5418593
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Circuits
Energy consumption
Image analysis
Image sensors
Low voltage
Operational amplifiers
Pixel
Signal analysis
Signal design
Signal processing
title Area and power reduction techniques for time-based image sensor pixel design
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T09%3A03%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Area%20and%20power%20reduction%20techniques%20for%20time-based%20image%20sensor%20pixel%20design&rft.btitle=2009%20International%20Conference%20on%20Microelectronics%20-%20ICM&rft.au=Matolin,%20D.&rft.date=2009-12&rft.spage=414&rft.epage=417&rft.pages=414-417&rft.issn=2159-1660&rft.isbn=9781424458141&rft.isbn_list=1424458145&rft_id=info:doi/10.1109/ICM.2009.5418593&rft.eisbn=1424458153&rft.eisbn_list=9781424458165&rft.eisbn_list=9781424458158&rft.eisbn_list=1424458161&rft_dat=%3Cieee_6IE%3E5418593%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-4818eb061f9d539f1994f63bc1aa1e6efeeb3495a10671203d4b811aee05a5293%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5418593&rfr_iscdi=true