A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop

This work presents a high timing resolution and wide measured timing range time-to-digital converter (TDC) for all digital phase-locked loop (ADPLL). The multi-phase outputs of digital controlled oscillator (DCO) utilize to sample the timing difference and extend its detectable timing range. A time...

Full description

Saved in:
Bibliographic Details
Main Authors: Kuo-Hsing Cheng, Chang-Chien Hu, Jen-Chieh Liu, Hong-Yi Huang
Format: Conference Proceeding
Language:eng ; jpn
Subjects:
all digital PLL (ADPLL)
Clocks
Delay lines
Digital control
digital controlled oscillator (DCO)
Digital-controlled oscillators
multi-phase
Phase frequency detector
Phase locked loops
Pulse amplifiers
Signal resolution
Space vector pulse width modulation
time-to-digital (TDC)
Timing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 288
container_issue
container_start_page 285
container_title
container_volume
creator Kuo-Hsing Cheng
Chang-Chien Hu
Jen-Chieh Liu
Hong-Yi Huang
description This work presents a high timing resolution and wide measured timing range time-to-digital converter (TDC) for all digital phase-locked loop (ADPLL). The multi-phase outputs of digital controlled oscillator (DCO) utilize to sample the timing difference and extend its detectable timing range. A time amplifier (TA) is further applied to enhance the timing resolution. This design requires less silicon area compared to traditional TDCs. The TDC is realized by using a 90 nm CMOS process. TDC achieves a 6.8 ps timing resolution and a measured timing range from 12 ps to 9.5 ns. The DNL and INL are ±0.85 LSB and ±3.5 LSB, respectively. The power dissipation is 240 uW at 0.5 V supply voltage.
doi_str_mv 10.1109/DDECS.2010.5491766
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5491766</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5491766</ieee_id><sourcerecordid>5491766</sourcerecordid><originalsourceid>FETCH-LOGICAL-i156t-57d825a2f3a7910a13a46cebe071876fd38ffae58cba69240d895d2f62b10b633</originalsourceid><addsrcrecordid>eNpVUM1OwzAYC0JIoNEXgEteICNJ89fj1A2GNIkDcJ6-NskIS5uq7ZB4e8o2Dvhi2bJ9MEJ3jM4Zo8XDcrkqX-ecTlqKgmmlLlBWaMMEF0IpxuTlP835NcqG4ZNOEJJTZW7QfoHH0DgyJmLDLowQcZ3aL9ePrseHIbQ73BziGEj3AYMjAzRd_DWhtcciPho-TGmfegwx4r-dUyOmeu8sjil1t-jKQxxcduYZen9cvZVrsnl5ei4XGxKYVCOR2hougfscdMEosByEql3lqGZGK29z4z04aeoKVMEFtaaQlnvFK0YrleczdH_aDc65bdeHBvrv7fmi_AflJVsw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Kuo-Hsing Cheng ; Chang-Chien Hu ; Jen-Chieh Liu ; Hong-Yi Huang</creator><creatorcontrib>Kuo-Hsing Cheng ; Chang-Chien Hu ; Jen-Chieh Liu ; Hong-Yi Huang</creatorcontrib><description>This work presents a high timing resolution and wide measured timing range time-to-digital converter (TDC) for all digital phase-locked loop (ADPLL). The multi-phase outputs of digital controlled oscillator (DCO) utilize to sample the timing difference and extend its detectable timing range. A time amplifier (TA) is further applied to enhance the timing resolution. This design requires less silicon area compared to traditional TDCs. The TDC is realized by using a 90 nm CMOS process. TDC achieves a 6.8 ps timing resolution and a measured timing range from 12 ps to 9.5 ns. The DNL and INL are ±0.85 LSB and ±3.5 LSB, respectively. The power dissipation is 240 uW at 0.5 V supply voltage.</description><identifier>ISBN: 9781424466122</identifier><identifier>ISBN: 1424466121</identifier><identifier>EISBN: 9781424466115</identifier><identifier>EISBN: 9781424466139</identifier><identifier>EISBN: 142446613X</identifier><identifier>EISBN: 1424466113</identifier><identifier>DOI: 10.1109/DDECS.2010.5491766</identifier><language>eng ; jpn</language><publisher>IEEE</publisher><subject>all digital PLL (ADPLL) ; Clocks ; Delay lines ; Digital control ; digital controlled oscillator (DCO) ; Digital-controlled oscillators ; multi-phase ; Phase frequency detector ; Phase locked loops ; Pulse amplifiers ; Signal resolution ; Space vector pulse width modulation ; time-to-digital (TDC) ; Timing</subject><ispartof>13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2010, p.285-288</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5491766$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5491766$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kuo-Hsing Cheng</creatorcontrib><creatorcontrib>Chang-Chien Hu</creatorcontrib><creatorcontrib>Jen-Chieh Liu</creatorcontrib><creatorcontrib>Hong-Yi Huang</creatorcontrib><title>A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop</title><title>13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems</title><addtitle>DDECS</addtitle><description>This work presents a high timing resolution and wide measured timing range time-to-digital converter (TDC) for all digital phase-locked loop (ADPLL). The multi-phase outputs of digital controlled oscillator (DCO) utilize to sample the timing difference and extend its detectable timing range. A time amplifier (TA) is further applied to enhance the timing resolution. This design requires less silicon area compared to traditional TDCs. The TDC is realized by using a 90 nm CMOS process. TDC achieves a 6.8 ps timing resolution and a measured timing range from 12 ps to 9.5 ns. The DNL and INL are ±0.85 LSB and ±3.5 LSB, respectively. The power dissipation is 240 uW at 0.5 V supply voltage.</description><subject>all digital PLL (ADPLL)</subject><subject>Clocks</subject><subject>Delay lines</subject><subject>Digital control</subject><subject>digital controlled oscillator (DCO)</subject><subject>Digital-controlled oscillators</subject><subject>multi-phase</subject><subject>Phase frequency detector</subject><subject>Phase locked loops</subject><subject>Pulse amplifiers</subject><subject>Signal resolution</subject><subject>Space vector pulse width modulation</subject><subject>time-to-digital (TDC)</subject><subject>Timing</subject><isbn>9781424466122</isbn><isbn>1424466121</isbn><isbn>9781424466115</isbn><isbn>9781424466139</isbn><isbn>142446613X</isbn><isbn>1424466113</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpVUM1OwzAYC0JIoNEXgEteICNJ89fj1A2GNIkDcJ6-NskIS5uq7ZB4e8o2Dvhi2bJ9MEJ3jM4Zo8XDcrkqX-ecTlqKgmmlLlBWaMMEF0IpxuTlP835NcqG4ZNOEJJTZW7QfoHH0DgyJmLDLowQcZ3aL9ePrseHIbQ73BziGEj3AYMjAzRd_DWhtcciPho-TGmfegwx4r-dUyOmeu8sjil1t-jKQxxcduYZen9cvZVrsnl5ei4XGxKYVCOR2hougfscdMEosByEql3lqGZGK29z4z04aeoKVMEFtaaQlnvFK0YrleczdH_aDc65bdeHBvrv7fmi_AflJVsw</recordid><startdate>201004</startdate><enddate>201004</enddate><creator>Kuo-Hsing Cheng</creator><creator>Chang-Chien Hu</creator><creator>Jen-Chieh Liu</creator><creator>Hong-Yi Huang</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201004</creationdate><title>A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop</title><author>Kuo-Hsing Cheng ; Chang-Chien Hu ; Jen-Chieh Liu ; Hong-Yi Huang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i156t-57d825a2f3a7910a13a46cebe071876fd38ffae58cba69240d895d2f62b10b633</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng ; jpn</language><creationdate>2010</creationdate><topic>all digital PLL (ADPLL)</topic><topic>Clocks</topic><topic>Delay lines</topic><topic>Digital control</topic><topic>digital controlled oscillator (DCO)</topic><topic>Digital-controlled oscillators</topic><topic>multi-phase</topic><topic>Phase frequency detector</topic><topic>Phase locked loops</topic><topic>Pulse amplifiers</topic><topic>Signal resolution</topic><topic>Space vector pulse width modulation</topic><topic>time-to-digital (TDC)</topic><topic>Timing</topic><toplevel>online_resources</toplevel><creatorcontrib>Kuo-Hsing Cheng</creatorcontrib><creatorcontrib>Chang-Chien Hu</creatorcontrib><creatorcontrib>Jen-Chieh Liu</creatorcontrib><creatorcontrib>Hong-Yi Huang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kuo-Hsing Cheng</au><au>Chang-Chien Hu</au><au>Jen-Chieh Liu</au><au>Hong-Yi Huang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop</atitle><btitle>13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems</btitle><stitle>DDECS</stitle><date>2010-04</date><risdate>2010</risdate><spage>285</spage><epage>288</epage><pages>285-288</pages><isbn>9781424466122</isbn><isbn>1424466121</isbn><eisbn>9781424466115</eisbn><eisbn>9781424466139</eisbn><eisbn>142446613X</eisbn><eisbn>1424466113</eisbn><abstract>This work presents a high timing resolution and wide measured timing range time-to-digital converter (TDC) for all digital phase-locked loop (ADPLL). The multi-phase outputs of digital controlled oscillator (DCO) utilize to sample the timing difference and extend its detectable timing range. A time amplifier (TA) is further applied to enhance the timing resolution. This design requires less silicon area compared to traditional TDCs. The TDC is realized by using a 90 nm CMOS process. TDC achieves a 6.8 ps timing resolution and a measured timing range from 12 ps to 9.5 ns. The DNL and INL are ±0.85 LSB and ±3.5 LSB, respectively. The power dissipation is 240 uW at 0.5 V supply voltage.</abstract><pub>IEEE</pub><doi>10.1109/DDECS.2010.5491766</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9781424466122
ispartof 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2010, p.285-288
issn
language eng ; jpn
recordid cdi_ieee_primary_5491766
source IEEE Electronic Library (IEL) Conference Proceedings
subjects all digital PLL (ADPLL)
Clocks
Delay lines
Digital control
digital controlled oscillator (DCO)
Digital-controlled oscillators
multi-phase
Phase frequency detector
Phase locked loops
Pulse amplifiers
Signal resolution
Space vector pulse width modulation
time-to-digital (TDC)
Timing
title A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T04%3A03%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20time-to-digital%20converter%20using%20multi-phase-sampling%20and%20time%20amplifier%20for%20all%20digital%20phase-locked%20loop&rft.btitle=13th%20IEEE%20Symposium%20on%20Design%20and%20Diagnostics%20of%20Electronic%20Circuits%20and%20Systems&rft.au=Kuo-Hsing%20Cheng&rft.date=2010-04&rft.spage=285&rft.epage=288&rft.pages=285-288&rft.isbn=9781424466122&rft.isbn_list=1424466121&rft_id=info:doi/10.1109/DDECS.2010.5491766&rft.eisbn=9781424466115&rft.eisbn_list=9781424466139&rft.eisbn_list=142446613X&rft.eisbn_list=1424466113&rft_dat=%3Cieee_6IE%3E5491766%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i156t-57d825a2f3a7910a13a46cebe071876fd38ffae58cba69240d895d2f62b10b633%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5491766&rfr_iscdi=true