Multirate hybrid CT/DT cascade ΣΔ modulators with decreasing OSR of back-end DT stages

• Main Authors: García-Sánchez, J Gerardo, de la Rosa, José M
• Format: Conference Proceeding
• Language: English
• Subjects: Analog-digital conversion; CMOS technology; Energy consumption; Hardware; Integrated circuit technology; Robustness; Sampling methods; Switching circuits; Telecommunications; Topology
• ISSN: 0271-4302; 2158-1525
• DOI: 10.1109/ISCAS.2010.5537116

This paper presents novel architectures of multirate hybrid cascade continuous-time/discrete-time ΣΔ modulators that take advantage of the potentially faster operation of the continuous-time part of the circuit, while keep a reduced sampling operation of the back-end discrete-time stages. Compared to conventional multirate ΣΔ modulators, the proposed architectures use a higher sampling rate in the front-end (continuous-time) stage of the modulator, whereas the back-end (discrete-time) stages operate at a lower rate. It is demonstrated that the intrinsic aliasing signal can be cancelled in the digital domain, with no additional analog hardware required. The resulting ΣΔ topologies are potentially faster than conventional multirate ΣΔ modulators, more power efficient than hybrid monorate architectures and more robust than cascade continuous-time implementations. The combination of these features results in a new class of ΣΔ modulators, very suited for the implementation of analog-to-digital converters in the next generation of broadband wireless telecom systems.