Dynamic Power Management on LDPC Decoders

This paper presents a dynamic power management strategy for the iterative decoding of low-density parity-check (LDPC) codes. We propose an online algorithm for adjusting the operation of a power manageable decoder. Decision making is based upon the monitoring of a convergence metric independent from...

Full description

Saved in:
Bibliographic Details
Main Authors: Amador, Erick, Knopp, Raymond, Rezard, Vincent, Pacalet, Renaud
Format: Conference Proceeding
Language:English
Subjects:
Convergence
Decoding
Estimation
Iterative decoding
Measurement
Switches
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a dynamic power management strategy for the iterative decoding of low-density parity-check (LDPC) codes. We propose an online algorithm for adjusting the operation of a power manageable decoder. Decision making is based upon the monitoring of a convergence metric independent from the message computation kernel. Furthermore we analyze the feasibility of a VLSI implementation for such algorithm. Up to 54% savings in energy were achieved with a relatively low loss on error-correcting performance.
ISSN:2159-3469
2159-3477
DOI:10.1109/ISVLSI.2010.70