Loading…

Dynamic Power Management on LDPC Decoders

This paper presents a dynamic power management strategy for the iterative decoding of low-density parity-check (LDPC) codes. We propose an online algorithm for adjusting the operation of a power manageable decoder. Decision making is based upon the monitoring of a convergence metric independent from...

Full description

Saved in:
Bibliographic Details
Main Authors: Amador, Erick, Knopp, Raymond, Rezard, Vincent, Pacalet, Renaud
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 421
container_issue
container_start_page 416
container_title
container_volume
creator Amador, Erick
Knopp, Raymond
Rezard, Vincent
Pacalet, Renaud
description This paper presents a dynamic power management strategy for the iterative decoding of low-density parity-check (LDPC) codes. We propose an online algorithm for adjusting the operation of a power manageable decoder. Decision making is based upon the monitoring of a convergence metric independent from the message computation kernel. Furthermore we analyze the feasibility of a VLSI implementation for such algorithm. Up to 54% savings in energy were achieved with a relatively low loss on error-correcting performance.
doi_str_mv 10.1109/ISVLSI.2010.70
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_5572822</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5572822</ieee_id><sourcerecordid>5572822</sourcerecordid><originalsourceid>FETCH-LOGICAL-h139t-8b5dca3f9c287818735edcdf39bf35d581bcb359bfb01c48c67e132186c8e8ca3</originalsourceid><addsrcrecordid>eNo9jk1Lw0AYhF-_wLb26sXLXj2k7md29yiJ1kDEQtVr2d280YhJJCmU_ntXrJ6GmYcZBuCS0QVj1N4U69dyXSw4jYGmRzC32jDJpdSCU3UME86UTYTU-gSmf4Dp03-Q2nOYjuMHpeKnOIHrfN-5tglk1e9wII-uc2_YYrclfUfKfJWRHENf4TBewFntPkecH3QGL_d3z9lDUj4ti-y2TN6ZsNvEeFUFJ2obuInnjBYKq1DVwvpaqEoZ5oMXKjpPWZAmpBpZPGnSYNDE5gyufncbRNx8DU3rhv1GKc0N5-IbuBdEJg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Dynamic Power Management on LDPC Decoders</title><source>IEEE Xplore All Conference Series</source><creator>Amador, Erick ; Knopp, Raymond ; Rezard, Vincent ; Pacalet, Renaud</creator><creatorcontrib>Amador, Erick ; Knopp, Raymond ; Rezard, Vincent ; Pacalet, Renaud</creatorcontrib><description>This paper presents a dynamic power management strategy for the iterative decoding of low-density parity-check (LDPC) codes. We propose an online algorithm for adjusting the operation of a power manageable decoder. Decision making is based upon the monitoring of a convergence metric independent from the message computation kernel. Furthermore we analyze the feasibility of a VLSI implementation for such algorithm. Up to 54% savings in energy were achieved with a relatively low loss on error-correcting performance.</description><identifier>ISSN: 2159-3469</identifier><identifier>ISBN: 1424473217</identifier><identifier>ISBN: 9781424473212</identifier><identifier>EISSN: 2159-3477</identifier><identifier>EISBN: 9781424473205</identifier><identifier>EISBN: 9780769540764</identifier><identifier>EISBN: 1424473209</identifier><identifier>EISBN: 0769540767</identifier><identifier>DOI: 10.1109/ISVLSI.2010.70</identifier><language>eng</language><publisher>IEEE</publisher><subject>Convergence ; Decoding ; Estimation ; Iterative decoding ; Measurement ; Switches</subject><ispartof>2010 IEEE Computer Society Annual Symposium on VLSI, 2010, p.416-421</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5572822$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5572822$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Amador, Erick</creatorcontrib><creatorcontrib>Knopp, Raymond</creatorcontrib><creatorcontrib>Rezard, Vincent</creatorcontrib><creatorcontrib>Pacalet, Renaud</creatorcontrib><title>Dynamic Power Management on LDPC Decoders</title><title>2010 IEEE Computer Society Annual Symposium on VLSI</title><addtitle>ISVLSI</addtitle><description>This paper presents a dynamic power management strategy for the iterative decoding of low-density parity-check (LDPC) codes. We propose an online algorithm for adjusting the operation of a power manageable decoder. Decision making is based upon the monitoring of a convergence metric independent from the message computation kernel. Furthermore we analyze the feasibility of a VLSI implementation for such algorithm. Up to 54% savings in energy were achieved with a relatively low loss on error-correcting performance.</description><subject>Convergence</subject><subject>Decoding</subject><subject>Estimation</subject><subject>Iterative decoding</subject><subject>Measurement</subject><subject>Switches</subject><issn>2159-3469</issn><issn>2159-3477</issn><isbn>1424473217</isbn><isbn>9781424473212</isbn><isbn>9781424473205</isbn><isbn>9780769540764</isbn><isbn>1424473209</isbn><isbn>0769540767</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo9jk1Lw0AYhF-_wLb26sXLXj2k7md29yiJ1kDEQtVr2d280YhJJCmU_ntXrJ6GmYcZBuCS0QVj1N4U69dyXSw4jYGmRzC32jDJpdSCU3UME86UTYTU-gSmf4Dp03-Q2nOYjuMHpeKnOIHrfN-5tglk1e9wII-uc2_YYrclfUfKfJWRHENf4TBewFntPkecH3QGL_d3z9lDUj4ti-y2TN6ZsNvEeFUFJ2obuInnjBYKq1DVwvpaqEoZ5oMXKjpPWZAmpBpZPGnSYNDE5gyufncbRNx8DU3rhv1GKc0N5-IbuBdEJg</recordid><startdate>201007</startdate><enddate>201007</enddate><creator>Amador, Erick</creator><creator>Knopp, Raymond</creator><creator>Rezard, Vincent</creator><creator>Pacalet, Renaud</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201007</creationdate><title>Dynamic Power Management on LDPC Decoders</title><author>Amador, Erick ; Knopp, Raymond ; Rezard, Vincent ; Pacalet, Renaud</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-h139t-8b5dca3f9c287818735edcdf39bf35d581bcb359bfb01c48c67e132186c8e8ca3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Convergence</topic><topic>Decoding</topic><topic>Estimation</topic><topic>Iterative decoding</topic><topic>Measurement</topic><topic>Switches</topic><toplevel>online_resources</toplevel><creatorcontrib>Amador, Erick</creatorcontrib><creatorcontrib>Knopp, Raymond</creatorcontrib><creatorcontrib>Rezard, Vincent</creatorcontrib><creatorcontrib>Pacalet, Renaud</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore (Online service)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Amador, Erick</au><au>Knopp, Raymond</au><au>Rezard, Vincent</au><au>Pacalet, Renaud</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Dynamic Power Management on LDPC Decoders</atitle><btitle>2010 IEEE Computer Society Annual Symposium on VLSI</btitle><stitle>ISVLSI</stitle><date>2010-07</date><risdate>2010</risdate><spage>416</spage><epage>421</epage><pages>416-421</pages><issn>2159-3469</issn><eissn>2159-3477</eissn><isbn>1424473217</isbn><isbn>9781424473212</isbn><eisbn>9781424473205</eisbn><eisbn>9780769540764</eisbn><eisbn>1424473209</eisbn><eisbn>0769540767</eisbn><abstract>This paper presents a dynamic power management strategy for the iterative decoding of low-density parity-check (LDPC) codes. We propose an online algorithm for adjusting the operation of a power manageable decoder. Decision making is based upon the monitoring of a convergence metric independent from the message computation kernel. Furthermore we analyze the feasibility of a VLSI implementation for such algorithm. Up to 54% savings in energy were achieved with a relatively low loss on error-correcting performance.</abstract><pub>IEEE</pub><doi>10.1109/ISVLSI.2010.70</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2159-3469
ispartof 2010 IEEE Computer Society Annual Symposium on VLSI, 2010, p.416-421
issn 2159-3469
2159-3477
language eng
recordid cdi_ieee_primary_5572822
source IEEE Xplore All Conference Series
subjects Convergence
Decoding
Estimation
Iterative decoding
Measurement
Switches
title Dynamic Power Management on LDPC Decoders
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T11%3A52%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Dynamic%20Power%20Management%20on%20LDPC%20Decoders&rft.btitle=2010%20IEEE%20Computer%20Society%20Annual%20Symposium%20on%20VLSI&rft.au=Amador,%20Erick&rft.date=2010-07&rft.spage=416&rft.epage=421&rft.pages=416-421&rft.issn=2159-3469&rft.eissn=2159-3477&rft.isbn=1424473217&rft.isbn_list=9781424473212&rft_id=info:doi/10.1109/ISVLSI.2010.70&rft.eisbn=9781424473205&rft.eisbn_list=9780769540764&rft.eisbn_list=1424473209&rft.eisbn_list=0769540767&rft_dat=%3Cieee_CHZPO%3E5572822%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-h139t-8b5dca3f9c287818735edcdf39bf35d581bcb359bfb01c48c67e132186c8e8ca3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5572822&rfr_iscdi=true