Application Specific Instruction Accelerator for Multistandard Viterbi and Turbo Decoding

There is an increasing demand for converged solution for multi-standard radio processors to support existing and future standards. In this work, heterogeneous multi-processor platform is proposed for multi standard wireless communication system which is programmable and scalable in adapting to futur...

Full description

Saved in:
Bibliographic Details
Main Authors: Kunchamwar, Mangesh K, Prasad, Durga P, Hegde, Pawan, Balsara, Poras T, Sangireddy, Rama
Format: Conference Proceeding
Language:eng ; jpn
Subjects:
Algorithm design and analysis
Computer architecture
Decoding
Measurement
Multi standard wireless communication system
Program processors
Turbo decoder
Viterbi algorithm
Viterbi decoder
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:There is an increasing demand for converged solution for multi-standard radio processors to support existing and future standards. In this work, heterogeneous multi-processor platform is proposed for multi standard wireless communication system which is programmable and scalable in adapting to future standards. Channel decoding algorithms form important constituent of wireless communication system because of their computational complexity. A programmable radio processor is proposed for channel decoding with application specific instruction accelerators. Viterbi and Turbo channel decoding algorithms are analyzed for computational parallelism in the algorithms and for hardware reusability across the algorithms. Application specific instruction accelerator is designed by exploiting similar characteristics and computational parallelism across the algorithms. The analysis shows that the throughput of 54Mbps for UWB Viterbi Decoder and 12 Mbps for UMTS Turbo Decoder at 91.7MHz can be achieved using the proposed design.
ISSN:0190-3918
2332-5690
DOI:10.1109/ICPPW.2010.17