Topography simulation of BiCS memory hole etching modeled by elementary experiments of SiO2 and Si etching

A topography simulation of BiCS memory hole etching is performed. The model parameters are fitted by elementary experiments of Si and SiO 2 etching, and BiCS topography simulation is performed without parameter fitting. Our new model describes the experimental topography of BiCS memory hole, includi...

Full description

Saved in:
Bibliographic Details
Main Authors: Ichikawa, T, Ichinose, D, Kawabata, K, Tamaoki, N
Format: Conference Proceeding
Language:English
Subjects:
Etching
Predictive models
Shape
Silicon
Surface topography
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A topography simulation of BiCS memory hole etching is performed. The model parameters are fitted by elementary experiments of Si and SiO 2 etching, and BiCS topography simulation is performed without parameter fitting. Our new model describes the experimental topography of BiCS memory hole, including taper angles and undercuts of stacked films. The point of the modeling is that it takes into consideration removal of O-oriented deposition films by reflected ions from tapered SiO 2 sidewall.
ISSN:1946-1569
1946-1577
DOI:10.1109/SISPAD.2010.5604576